|
|
PDF PLL520-30 Data sheet ( Hoja de datos )
| Número de pieza | PLL520-30 | |
| Descripción | PECL and LVDS Low Phase Noise VCXO | |
| Fabricantes | PhaseLink Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PLL520-30 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
Preliminary PLL520-30
wwwP.DaEtaCSheLet4aU.ncodm LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
FEATURES
• 65MHz to 130MHz Fundamental Mode Crystal.
• Output range: 65MHz – 130MHz (no PLL).
• Low Injection Power for crystal 50uW.
• Complementary outputs: PECL or LVDS.
• Selectable OE Logic
• Integrated variable capacitors.
• Supports 2.5V or 3.3V-Power Supply.
• Available in die form.
• Thickness 10 mil.
DESCRIPTIONS
PLL520-30 is a VCXO IC specifically designed to
pull frequency fundamental crystals from 65MHz to
130MHz, with selectable PECL or LVDS outputs and
OE logic (enable high or enable low). Its design was
optimized to tolerate higher limits of interelectrodes
capacitance and bonding capacitance to improve
yield. It achieves very low current into the crystal
resulting in better overall stability. Its internal
varicaps allow an on chip frequency pulling,
controlled by the VCON input.
BLOCK DIAGRAM
VCON Oscillator
Amplifier
X+
w/
integrated
varicaps
X-
OE
Q
Q
PLL520-30
DIE CONFIGURATION
65 mil
(1550,1475)
25 24 23 22 21 20 19 18
17
26 16
27 15
28 14
13
29 12
11
30
10
31 9
1 2345 6 78
Y (0,0)
X
DIE SPECIFICATIONS
Name
Size
Reverse side
Pad dimensions
Thickness
Value
62 x 65 mil
GND
80 micron x 80 micron
10 mil
OUTPUT SELECTION AND ENABLE
Pad #9
OUTSEL
0
1
Selected Output
LVDS
PECL (default)
Pad #25 Pad #30
OESEL OE_CTRL
State
0
0 Tri-state
1 Output enabled (default)
1 0 Output enabled (default)
(default)
1 Tri-state
Pad #9, #25 and #30: Bond to GND to set to “0”, bond to VDD to set to “1”
Pad #30: Logical states defined by PECL levels if OESEL is “1”
Logical states defined by CMOS levels if OESEL is “0”
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 1
1 page  
Preliminary PLL520-30
wwwP.DaEtaCSheLet4aU.ncodm LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal)
9. PECL Electrical Characteristics
PARAMETERS
Output High Voltage
Output Low Voltage
SYMBOL
VOH
VOL
CONDITIONS
RL = 50 Ω to (VDD – 2V)
(see figure)
10. PECL Switching Characteristics
PARAMETERS
Clock Rise Time
Clock Fall Time
SYMBOL
tr
tf
CONDITIONS
@20/80% - PECL
@80/20% - PECL
MIN.
VDD – 1.025
VDD – 1.900
MAX.
VDD – 0.750
VDD – 1.620
MIN. TYP. MAX.
0.3 0.6 1.5
0.3 0.5 1.5
UNITS
V
V
UNITS
ns
ns
PECL Levels Test Circuit
OUT
50Ω
VDD
2.0V
PECL Output Skew
OUT
50%
OUT
50Ω
OUT
80%
50%
20%
OUT
tR
OUT
tSKEW
PECL Transistion Time Waveform
DUTY CYCLE
45 - 55%
55 - 45%
tF
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 4/20/04 Page 5
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet PLL520-30.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PLL520-30 | PECL and LVDS Low Phase Noise VCXO | PhaseLink Corporation |
| PLL520-38 | (PLL520-3x) PECL and LVDS Low Phase Noise VCXO | PhaseLink Corporation |
| PLL520-39 | (PLL520-3x) PECL and LVDS Low Phase Noise VCXO | PhaseLink Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |