DataSheet.jp

L74VHC1G132 の電気的特性と機能

L74VHC1G132のメーカーはLRCです、この部品の機能は「2-Input NAND Schmitt Trigger」です。


製品の詳細 ( Datasheet PDF )

部品番号 L74VHC1G132
部品説明 2-Input NAND Schmitt Trigger
メーカ LRC
ロゴ LRC ロゴ 




このページの下部にプレビューとL74VHC1G132ダウンロード(pdfファイル)リンクがあります。
Total 6 pages

No Preview Available !

L74VHC1G132 Datasheet, L74VHC1G132 PDF,ピン配置, 機能
LESHAN RADIO COMPANY, LTD.
2−Input NAND Schmitt Trigger
L74VHC1G132
The L74VHC1G132 is a single gate CMOS Schmitt NAND trigger fabricated with silicon gate CMOS
technology.It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low
power dissipation.
The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and
stable output.
The L74VHC1G132 input structure provides protection when voltages up to 7.0 V are applied, regardless of
the supply voltage. This allows the L74VHC1G132 to be used to interface 5.0 V circuits to 3.0 V circuits.
The L74VHC1G132 can be used to enhance noise immunity or to square up slowly changing waveforms.
Features
High Speed: tPD = 3.6 ns (Typ) at VCC = 5.0 V
Low Power Dissipation: ICC = 1.0 mA (Max) at TA = 25°C
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Chip Complexity: FETs = 68; Equivalent Gates = 16
Pb−Free Packages are Available
5
4
MARKING
DIAGRAMS
1
2
3
SC–88A/SOT–353/SC–70
DF SUFFIX
5
VD M G
G
1
IN B 1
IN A 2
GND 3
5 VCC
4 OUT Y
5
4
1
2
3
TSOP–5/SOT–23/SC–59
DT SUFFIX
PIN ASSIGNMENT
1 IN B
2 IN A
3 GND
4 OUT Y
5 VCC
5
VD AYW G
G
1
Figure 1. Pinout (Top View)
IN A &
IN B
OUT Y
Figure 2. Logic Symbol
FUNCTION TABLE
Inputs
Output
AB
Y
LL
LH
HL
HH
H
H
H
L
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
1/6

1 Page





L74VHC1G132 pdf, ピン配列
LESHAN RADIO COMPANY, LTD.
L74VHC1G132
DC ELECTRICAL CHARACTERISTICS
Symbol
Parameter
Test Conditions
VCC
TA = 25°C
TA 85°C −55 TA 125°C
(V) Min Typ Max Min Max Min
Max Unit
VT+ Positive Threshold
Voltage
3.0 1.50 1.88 2.25 1.50 2.25 1.50 2.25 V
4.5 2.35 2.66 3.10 2.35 3.10 2.35 3.10
5.5 2.80 3.21 3.70 2.80 3.70 2.80 3.70
VT− Negative Threshold
Voltage
3.0 0.65 1.03 1.40 0.65 1.40 0.65 1.40 V
4.5 1.10 1.62 2.10 1.10 2.10 1.10 2.10
5.5 1.45 2.02 2.60 1.45 2.60 1.45 2.60
VH Hysteresis Voltage
3.0 0.30 0.85 1.60 0.30 1.60 0.30 1.60 V
4.5 0.40 1.05 2.00 0.40 2.00 0.40 2.00
5.5 0.50 1.20 2.25 0.50 2.25 0.50 2.25
VOH Minimum High−Level
Output Voltage
IOH = −50mA
VIN = VCC or GND
VIN = VIH or VIL
IOH = −50 mA
2.0 1.9 2.0
3.0 2.9 3.0
4.5 4.4 4.5
1.9
2.9
4.4
1.9
2.9
4.5
V
IOH = −4 mA
IOH = −8 mA
3.0 2.58
4.5 3.94
2.48 2.34
3.80 3.66
V
VOL Maximum Low−Level
Output Voltage
VIN = VIH or VIL
IOL = 50 mA
2.0
3.0
0.0 0.1
0.0 0.1
0.1
0.1
0.1 V
0.1
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎIIN MaximumInput
Leakage Current
ÎÎÎÎÎICC Maximum Quiescent
Supply Current
IOL = 4 mA
IOL = 8 mA
VIN = 5.5 V or GND
VIN = VCC or GND
4.5
3.0
4.5
0 to
5.5
5.5
0.0 0.1
0.36
0.36
±0.1
1.0
0.1
0.44
0.44
±1.0
20
0.1
0.52 V
0.52
±1.0 mA
40 mA
ÎÎAC ELECTRICAL CHARACTERISTICS Cload = 50 pF, Input tr/tf = 3.0 ns
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTA = 25°C
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
Parameter
Test Conditions
Min Typ Max
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPLH,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPHL
Maximum
Propagation Delay,
A or B to Y
VCC = 3.3 ± 0.3 V
VCC = 5.0 ± 0.5 V
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
4.6 11.9
6.1 15.4
3.6 7.7
4.3 9.7
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCIN Maximum Input
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCapacitance
5.5 10
TA 85°C
Min Max
1.0 14.0
1.0 17.5
−55 TA 125°C
Min Max
1.0 16.1
1.0 19.6
Unit
ns
1.0 9.0
1.0 11.0
1.0
1.0
10.3
12.3
10 10 pF
Typical @ 25°C, VCC = 5.0 V
CPD Power Dissipation Capacitance (Note 6)
11 pF
6. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD  VCC  fin + ICC. CPD is used to determine the no−load dynamic
power consumption; PD = CPD  VCC2  fin + ICC  VCC.
3/6


3Pages


L74VHC1G132 電子部品, 半導体
LESHAN RADIO COMPANY, LTD.
L74VHC1G132
PACKAGE DIMENSIONS
TSOP−5 / SOT23−5 / SC59−5
DT SUFFIX
D
54
S 1 23
L
G
A
B
0.05 (0.002)
H
C
J
KM
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MAXIMUM LEAD THICKNESS INCLUDES
LEAD FINISH THICKNESS. MINIMUM LEAD
THICKNESS IS THE MINIMUM THICKNESS
OF BASE MATERIAL.
4. A AND B DIMENSIONS DO NOT INCLUDE
MOLD FLASH, PROTRUSIONS, OR GATE
BURRS.
MILLIMETERS
INCHES
DIM MIN MAX MIN MAX
A 2.90 3.10 0.1142 0.1220
B 1.30 1.70 0.0512 0.0669
C 0.90 1.10 0.0354 0.0433
D 0.25 0.50 0.0098 0.0197
G 0.85 1.05 0.0335 0.0413
H 0.013 0.100 0.0005 0.0040
J 0.10 0.26 0.0040 0.0102
K 0.20 0.60 0.0079 0.0236
L 1.25 1.55 0.0493 0.0610
M 0 _ 10 _ 0_ 10 _
S 2.50 3.00 0.0985 0.1181
SOLDERING FOOTPRINT*
0.95
0.037
1.9
0.074
1.0
0.039
2.4
0.094
0.7
0.028
ǒ ǓSCALE 10:1
mm
inches
6/6
6

6 Page



ページ 合計 : 6 ページ
 
PDF
ダウンロード
[ L74VHC1G132 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
L74VHC1G132

2-Input NAND Schmitt Trigger

LRC
LRC
L74VHC1G135

2-Input NANDSchmitt-Trigger

LRC
LRC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap