|
|
PDF VT1612A Data sheet ( Hoja de datos )
| Número de pieza | VT1612A | |
| Descripción | Stereo AC97 Codec | |
| Fabricantes | VIA | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de VT1612A (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
VIA
Technologies
Incorporated
Features
• AC’97 2.2 compliant codec
• 18-bit stereo full-duplex Σ∆ codec
• 1Hz resolution VSR (Variable Sampling Rate)
• Integrated IEC958 line driver for S/PDIF output
• S/PDIF compressed digital or LPCM audio out
• 3D stereo expansion for simulated surround
• 18-bit independent rate stereo ADC/DAC
• Hardware VU peak meters for PCM streams
• 4 stereo, 2 mono analog line-level inputs
• Alt. line-level output with volume control, or
• Headphone Amplifier with Thermal Protection
• Low Power consumption mode
• Exceeds Microsoft® WHQL logo requirements
• 3.3V digital, 3.3 or 5V analog power supply
• 48-pin LQFP small footprint package
VT1612A
Stereo AC‘97 Codec with S/PDIF
Description
VIA Technologies’ VT1612ATM 18-bit ¦∆ audio
codec conforms to the AC’97 2.2 and S/PDIF
specifications. The VT1612A integrates Sample
Rate Converters and can be adjusted in 1 Hz
increments. The analog mixer circuitry integrates a
stereo enhancement to provide a pleasing 3D
surround sound effect for stereo media.
Furthermore, an integrated headphone amplifier
with thermal shutdown adds signal value by
reducing the BOM. This codec is designed with
aggressive power management to achieve low power
consumption. When used with a 3.3V analog
supply, power consumption is further reduced. The
primary applications for this part are desktop and
portable personal computers multimedia
subsystems. However, it is suitable for any audio
subsystem requiring stereo audio input / output with
S/PDIF digital output at competitive prices.
PC_BEEP
PHONE
LINE
CD
VIDEO
AUX
MIC1
MIC2
SYNC
BIT_CLK
SDATA_OUT
SDATA_IN
RESET#
XTL_IN
XTL_OUT
FRONT PCM OUT
SRC
M VO
U +20dB
VO MUT
VO MUT
DAC
VO
VO
VO
VO
VO
VO
MUT
MUT
MUT
MUT
MUT
MUT
AC’97
Digital
Interface
S 3D
MAS-
TER
02h
SM
U
04h
MAS-
TER
HP
AMP
SM
U
MONO
VOL-
LINE_OUT
LNL/HP_OUT
MONO_OUT
S
M MAS-
U TER ADC
X INPUT
OSC
PCM IN
SRC
Figure 1. Functional Block Diagram
S/PDIF_OUT
Revision 1.0, October 14, 2002
1
Data Sheet
Free Datasheet http://www.datasheet4u.com/
1 page  
VT1612A - Stereo AC’97 Codec with S/PDIF
Table 1. Pin Descriptions (continued...)
Pin #
41
42
43
44
45
46
47
48
Symbol
LNL / HP_OUT_R
AGND2
NC
HPP
ID0
ID1
EAPD
SPDIF_OUT
Type
O
P
–
I
I
I
O
I/O
Description
Alternate Right Line Level out or Right Headphone Output
Analog Ground
No Connect
Headphone Volume Control Routing selection (Internal pull-up)
Multiple Codec Select (Internal pull-up). Please see Table 5.
Multiple Codec Select (Internal pull-up). Please see Table 5.
External Power Amplifier Power Down
PCM/Non-Audio Sony/Philips Digital I/F Output (Internal pull-up).
If left floating, S/PDIF not implemented reported on 2Ah, bit 2 = “0”
Note: The VT1612A supports +5V or +3.3V analog power supply. For best analog performance use 5V analog supply. For maximum power
savings use 3.3V for both analog and digital sections. You must use 3.3V as digital supply. The digital I/Os are NOT 5V tolerant.
Revision 1.0, October 14, 2002
5
Data Sheet
Free Datasheet http://www.datasheet4u.com/
5 Page 
VT1612A - Stereo AC’97 Codec with S/PDIF
Line Input Control Register (Index 10h)
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
Mute – – GL4 GL3 GL2 GL1 GL0 – – – GR4 GR3 GR2 GR1 GR0 8808h
Mute
Line Input Mute Control
“1” : Mute enabled
“0” : Mute disabled
GL[4:0]
Left Channel Gain Control
These five bits select the gain applied to the LEFT channel of the Line Input signal. The gain is
programmable from -34.5dB to 12dB in 1.5dB increments, providing a total of 32 programmable
levels. Please refer to Table 3 on page 13 for details.
GR[4:0]
Right Channel Gain Control
These five bits select the gain applied to the RIGHT channel of the Line Input signal. The gain is
programmable from -34.5dB to 12dB in 1.5dB increments, providing a total of 32 programmable
levels. Please refer to Table 3 on page 13 for details.
CD Input Control Register (Index 12h)
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
Mute – – GL4 GL3 GL2 GL1 GL0 – – – GR4 GR3 GR2 GR1 GR0 8808h
Mute
CD Input Mute Control
“1” : Mute enabled
“0” : Mute disabled
GL[4:0]
GR[4:0]
Left Channel Gain Control
These five bits select the gain applied to the Left channel of the CD Input signal. The gain is
programmable from -34.5dB to 12dB in 1.5dB increments, providing a total of 32 programmable
levels. Please refer to Table 3 on page 13 for details.
Right Channel Gain Control
These five bits select the gain applied to the Right channel of the CD Input signal. The gain is
programmable from -34.5dB to 12dB in 1.5dB increments, providing a total of 32 programmable
levels. Please refer to Table 3 on page 13 for details.
Revision 1.0, October 14, 2002
11
Data Sheet
Free Datasheet http://www.datasheet4u.com/
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet VT1612A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| VT1612A | Stereo AC97 Codec | VIA |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |