DataSheet.jp

ADM1068 の電気的特性と機能

ADM1068のメーカーはAnalog Devicesです、この部品の機能は「Super Sequencer and Monitor」です。


製品の詳細 ( Datasheet PDF )

部品番号 ADM1068
部品説明 Super Sequencer and Monitor
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとADM1068ダウンロード(pdfファイル)リンクがあります。

Total 26 pages

No Preview Available !

ADM1068 Datasheet, ADM1068 PDF,ピン配置, 機能
Data Sheet
FEATURES
Complete supervisory and sequencing solution for up to
8 supplies
8 supply fault detectors enable supervision of supplies to
<0.5% accuracy at all voltages at 25°C
<1.0% accuracy across all voltages and temperatures
4 selectable input attenuators allow supervision of supplies to
14.4 V on VH
6 V on VP1 to VP3 (VPx)
4 dual-function inputs, VX1 to VX4 (VXx)
High impedance input to supply fault detector with
thresholds between 0.573 V and 1.375 V
General-purpose logic input
8 programmable driver outputs, PDO1 to PDO8 (PDOx)
Open-collector with external pull-up
Push/pull output, driven to VDDCAP or VPx
Open collector with weak pull-up to VDDCAP or VPx
Internally charge-pumped high drive for use with external
N-FET (PDO1 to PDO6 only)
Sequencing engine (SE) implements state machine control of
PDO outputs
State changes conditional on input events
Enables complex control of boards
Power-up and power-down sequence control
Fault event handling
Interrupt generation on warnings
Watchdog function can be integrated in SE
Program software control of sequencing through SMBus
Device powered by the highest of VPx, VH for improved
redundancy
User EEPROM: 256 bytes
Industry-standard 2-wire bus interface (SMBus)
Guaranteed PDO low with VH, VPx = 1.2 V
Available in 32-lead 7 mm × 7 mm LQFP
APPLICATIONS
Central office systems
Servers/routers
Multivoltage system line cards
DSP/FPGA supply sequencing
In-circuit testing of margined supplies
Super Sequencer and Monitor
ADM1068
FUNCTIONAL BLOCK DIAGRAM
REFOUT REFGND SDA SCL A1 A0
ADM1068
VREF
SMBus
INTERFACE
EEPROM
VX1
VX2
VX3
VX4
VP1
VP2
VP3
VH
AGND
VDDCA P
DUAL-
FUNCTION
INPUTS
(LOGIC INPUTS
OR
SFDs)
PROGRAMMABLE
RESET
GENERATORS
(SFDs)
SEQUENCING
ENGINE
CONFIGURABLE
OUTPUT
DRIVERS
(HV CAPABLE OF
DRIVING GATES
OF N-FET)
CONFIGURABLE
OUTPUT
DRIVERS
(LV CAPABLE
OF DRIVING
LOGIC SIGNALS)
VDD
ARBITRATOR
VCCP GND
Figure 1.
PDO1
PDO2
PDO3
PDO4
PDO5
PDO6
PDO7
PDO8
PDOGND
GENERAL DESCRIPTION
The ADM1068 Super Sequencer® is a configurable supervisory/
sequencing device that offers a single-chip solution for supply
monitoring and sequencing in multiple supply systems.
The device also provides up to eight programmable inputs for
monitoring undervoltage faults, overvoltage faults, or out-of-
window faults on up to eight supplies. In addition, eight
programmable outputs can be used as logic enables. Six of these
programmable outputs can also provide up to a 12 V output for
driving the gate of an N-FET that can be placed in the path of
a supply.
The logical core of the device is a sequencing engine. This state-
machine-based construction provides up to 63 different states.
This design enables very flexible sequencing of the outputs,
based on the condition of the inputs.
The ADM1068 is controlled via configuration data that can be
programmed into an EEPROM. The whole configuration can
be programmed using an intuitive GUI-based software package
provided by Analog Devices, Inc.
For more information about the ADM1068 register map, refer
to the AN-721 Application Note.
Rev. D
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2005–2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com

1 Page





ADM1068 pdf, ピン配列
ADM1068
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Revision History ............................................................................... 2
Detailed Block Diagram .................................................................. 3
Specifications..................................................................................... 4
Absolute Maximum Ratings............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution.................................................................................. 6
Pin Configuration and Function Descriptions............................. 7
Typical Performance Characteristics ............................................. 8
Powering the ADM1068 ................................................................ 10
Slew Rate Consideration............................................................ 10
Inputs................................................................................................ 11
Supply Supervision..................................................................... 11
Programming the Supply Fault Detectors............................... 11
Input Comparator Hysteresis.................................................... 11
Input Glitch Filtering ................................................................. 12
Supply Supervision with VXx Inputs....................................... 12
VXx Pins as Digital Inputs ........................................................ 12
Outputs ............................................................................................ 13
REVISION HISTORY
2/15—Rev. C to Rev. D
Changes to Figure 3 and Table 4..................................................... 7
Added Slew Rate Consideration Section ..................................... 10
Added SCL Held Low Timeout Section and False Start
Detection Section ........................................................................... 20
6/11—Rev. B to Rev. C
Changes to Serial Bus Timing Parameter in Table 1.................... 4
Changes to Ordering Guide .......................................................... 24
5/08—Rev. A to Rev. B
Changes to Table 1............................................................................ 4
Changes to Powering the ADM1068 Section ............................. 10
Changes to Default Output Configuration Section ................... 13
Changes to Sequence Detector Section ....................................... 16
Changes to Table 9.......................................................................... 19
Changes to Figure 35 and Error Correction Section ................. 23
Changes to Ordering Guide .......................................................... 24
Data Sheet
Supply Sequencing Through Configurable Output Drivers.......13
Default Output Configuration.................................................. 13
Sequencing Engine ......................................................................... 14
Overview ..................................................................................... 14
Warnings...................................................................................... 14
SMBus Jump (Unconditional Jump)........................................ 14
Sequencing Engine Application Example ............................... 15
Fault and Status Reporting........................................................ 16
Applications Diagram .................................................................... 17
Communicating with the ADM1068........................................... 18
Configuration Download at Power-Up................................... 18
Updating the Configuration ..................................................... 18
Updating the Sequencing Engine............................................. 19
Internal Registers........................................................................ 19
EEPROM ..................................................................................... 19
Serial Bus Interface..................................................................... 19
SMBus Protocols for RAM and EEPROM.............................. 22
Write Operations ........................................................................ 22
Read Operations......................................................................... 24
Outline Dimensions ....................................................................... 25
Ordering Guide .......................................................................... 25
7/06—Rev. 0 to Rev. A
Changes to Features ..........................................................................1
Changes to Table 1.............................................................................4
Changes to Table 2.............................................................................6
Changes to Table 3.............................................................................7
Inserted Table 4; Renumbered Sequentially ..................................7
Changes to Programming the Supply Fault Detectors Section ..... 11
Changes to Outputs Section.......................................................... 14
Changes to Fault Reporting Section ............................................ 19
Changes to Figure 23...................................................................... 20
Inserted Table 9, Renumbered Sequentially ............................... 23
Change to Ordering Guide............................................................ 28
1/05—Revision 0: Initial Version
Rev. D | Page 2 of 25


3Pages


ADM1068 電子部品, 半導体
Data Sheet
ADM1068
Parameter
Standard (Digital Output) Mode
(PDO1 to PDO8)
VOH
VOL
IOL2
ISINK2
RPULL-UP
ISOURCE (VPx)2
Three-State Output Leakage Current
Oscillator Frequency
DIGITAL INPUTS (VXx, A0, A1)
Input High Voltage, VIH
Input Low Voltage, VIL
Input High Current, IIH
Input Low Current, IIL
Input Capacitance
Programmable Pull-Down Current,
IPULL-DOWN
SERIAL BUS DIGITAL INPUTS (SDA, SCL)
Input High Voltage, VIH
Input Low Voltage, VIL
Output Low Voltage, VOL2
SERIAL BUS TIMING3
Clock Frequency, fSCLK
Bus Free Time, tBUF
Start Setup Time, tSU;STA
Stop Setup Time, tSU;STO
Start Hold Time, tHD;STA
SCL Low Time, tLOW
SCL High Time, tHIGH
SCL, SDA Rise Time, tr
SCL, SDA Fall Time, tf
Data Setup Time, tSU;DAT
Data Hold Time, tHD;DAT
Input Low Current, IIL
SEQUENCING ENGINE TIMING
State Change Time
Min Typ Max Unit Test Conditions/Comments
2.4
VPU − 0.3
0
16 20
90 100
V VPU (pull-up to VDDCAP or VPx) = 2.7 V, IOH = 0.5 mA
4.5 V
VPU to VPx = 6.0 V, IOH = 0 mA
V VPU ≤ 2.7 V, IOH = 0.5 mA
0.50 V
IOL = 20 mA
20 mA Maximum sink current per PDO pin
60 mA Maximum total sink for all PDO pins
29 kΩ Internal pull-up
2 mA Current load on any VPx pull-ups, that is, total source
current available through any number of PDO pull-up
switches configured onto any one VPx pin
10 μA VPDO = 14.4 V
110 kHz All on-chip time delays derived from this clock
2.0 V Maximum VIN = 5.5 V
0.8 V
Maximum VIN = 5.5 V
−1 μA VIN = 5.5 V
1 μA VIN = 0 V
5 pF
20 μA VDDCAP = 4.75 V, TA = 25°C, if known logic state is required
2.0 V
0.8 V
0.4 V
IOUT = −3.0 mA
400 kHz
1.3 μs
0.6 μs
0.6 μs
0.6 μs
1.3 μs
0.6 μs
300 ns
300 ns
100 ns
5 ns
1 μA VIN = 0 V
10 μs
1 At least one of the VH, VPx pins must be ≥3.0 V to maintain the device supply on VDDCAP.
2 Specification is not production tested but is supported by characterization data at initial product release.
3 Timing specifications are guaranteed by design and supported by characterization data.
Rev. D | Page 5 of 25

6 Page



ページ 合計 : 26 ページ
 
PDF
ダウンロード
[ ADM1068 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ADM1060

Communications System Supervisory/Sequencing Circuit

Analog Devices
Analog Devices
ADM1062

Super Sequencer with Margining Control and Temperature Monitoring

Analog Devices
Analog Devices
ADM1063

Multisupply Supervisor/Sequencer

Analog Devices
Analog Devices
ADM1064

Super Sequencer with Voltage Readback ADC

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap