|
|
PDF ISL5757 Data sheet ( Hoja de datos )
| Número de pieza | ISL5757 | |
| Descripción | 10-bit 3.3V 260MSPS High Speed D/A Converter | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISL5757 (archivo pdf) en la parte inferior de esta página. Total 13 Páginas | ||
|
No Preview Available !
®
Data Sheet
November 12, 2004
ISL5757
www.DataSheet4U.com
FN6078.1
10-bit, +3.3V, 260+MSPS, High Speed D/A
Converter
The ISL5757 is a 10-bit, 260+MSPS (Mega Samples Per
Second), CMOS, high speed, low power, D/A (digital to
analog) converter, designed specifically for use in high
performance communication systems such as base
transceiver stations utilizing 2.5G or 3G cellular protocols.
This device complements the ISL5x57 family of high speed
converters, which include 10, 12, and 14-bit devices.
Ordering Information
PART
NUMBER
TEMP.
RANGE
(°C)
PACKAGE
PKG. CLOCK
DWG. # SPEED
ISL5757IB
-40 to 85 28 Ld SOIC M28.3 260MHz
ISL5757IBZ
(See Note)
-40 to 85 28 Ld SOIC
(Pb-free)
M28.3
260MHz
ISL5757IA
-40 to 85 28 Ld TSSOP M28.173 260MHz
ISL5757IAZ
(See Note)
-40 to 85 28 Ld TSSOP M28.173 260MHz
(Pb-free)
ISL5757EVAL1
25 SOIC Evaluation Platform 260MHz
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with
both SnPb and Pb-free soldering operations. Intersil Pb-free products
are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J STD-020C.
Features
• Low Power . . . . . 103mW with 20mA Output at 130MSPS
• Adjustable Full Scale Output Current . . . . . 2mA to 20mA
• +3.3V Power Supply
• 3V LVCMOS Compatible Inputs
• Excellent Spurious Free Dynamic Range
(71dBc to Nyquist, fS = 130MSPS, fOUT = 10MHz)
• UMTS Adjacent Channel Power = 65dB at 19.2MHz
• EDGE/GSM SFDR = 83dBc at 11MHz in 20MHz Window
• Pin compatible, 3.3V, Lower Power Replacement For The
AD9750 and HI5760
• Pb-Free Available (RoHS Compliant)
Applications
• Cellular Infrastructure - Single or Multi-Carrier: IS-136,
IS-95, GSM, EDGE, CDMA2000, WCDMA, TDS-CDMA
• BWA Infrastructure
• Medical/Test Instrumentation
• Wireless Communication Systems
• High Resolution Imaging Systems
• Arbitrary Waveform Generators
Pinout
ISL5757
TOP VIEW
D9 (MSB) 1
D8 2
D7 3
D6 4
D5 5
D4 6
D3 7
D2 8
D1 9
D0 (LSB) 10
DCOM 11
DCOM 12
DCOM 13
DCOM 14
28 CLK
27 DVDD
26 DCOM
25 NC
24 AVDD
23 COMP
22 IOUTA
21 IOUTB
20 ACOM
19 NC
18 FSADJ
17 REFIO
16 REFLO
15 SLEEP
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
1 page  
ISL5757
Electrical Specifications
PARAMETER
AVDD = DVDD = +3.3V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25°C for All wTywpiwca.Dl VaatlauSehsee(Ct4oUn.tcinoumed)
TA = -40°C TO 85°C
TEST CONDITIONS
MIN TYP MAX UNITS
Spurious Free Dynamic Range,
SFDR to Nyquist (fCLK/2)
fCLK = 260MSPS, fOUT = 80.8MHz (Notes 4, 8)
fCLK = 260MSPS, fOUT = 40.4MHz (Notes 4, 8)
- 47 - dBc
- 58 - dBc
fCLK = 260MSPS, fOUT = 20.2MHz (Notes 4, 8)
- 60 - dBc
fCLK = 210MSPS, fOUT = 80.8MHz (Notes 4, 8)
- 50 - dBc
fCLK = 210MSPS, fOUT = 40.4MHz (Notes 4, 8, 10)
- 58 - dBc
fCLK = 200MSPS, fOUT = 20.2MHz, T = 25°C (Notes 4, 8)
58 60 - dBc
fCLK = 200MSPS, fOUT = 20.2MHz, T = -40°C to 85°C (Notes 4, 8) 56
-
- dBc
fCLK = 130MSPS, fOUT = 50.5MHz (Notes 4, 8)
- 55 - dBc
fCLK = 130MSPS, fOUT = 40.4MHz (Notes 4, 8)
- 60 - dBc
fCLK = 130MSPS, fOUT = 20.2MHz (Notes 4, 8)
- 68 - dBc
fCLK = 130MSPS, fOUT = 10.1MHz (Notes 4, 8)
- 70 - dBc
fCLK = 130MSPS, fOUT = 5.05MHz, T = 25°C (Notes 4, 8)
68 75 - dBc
fCLK = 130MSPS, fOUT = 5.05MHz, T = -40°C to 85°C (Notes 4, 8) 66
-
- dBc
fCLK = 100MSPS, fOUT = 40.4MHz (Notes 4, 8)
- 58 - dBc
fCLK = 80MSPS, fOUT = 30.3MHz (Notes 4, 8)
- 61 - dBc
fCLK = 80MSPS, fOUT = 20.2MHz (Notes 4, 8)
- 67 - dBc
fCLK = 80MSPS, fOUT = 10.1MHz (Notes 4, 8, 10)
- 69 - dBc
fCLK = 80MSPS, fOUT = 5.05MHz (Notes 4, 8)
- 74 - dBc
fCLK = 50MSPS, fOUT = 20.2MHz (Notes 4, 8)
- 66 - dBc
fCLK = 50MSPS, fOUT = 10.1MHz (Notes 4, 8)
- 72 - dBc
fCLK = 50MSPS, fOUT = 5.05MHz (Notes 4, 8)
- 75 - dBc
Spurious Free Dynamic Range,
fCLK = 210MSPS, fOUT = 28.3MHz to 45.2MHz, 2.1MHz Spacing,
-
63
-
dBc
SFDR in a Window with Eight Tones 50MHz Span (Notes 4, 8, 10)
fCLK = 130MSPS, fOUT =17.5MHz to 27.9MHz, 1.3MHz Spacing,
-
66
-
dBc
35MHz Span (Notes 4, 8)
fCLK = 80MSPS, fOUT = 10.8MHz to 17.2MHz, 811kHz Spacing, - 73 - dBc
15MHz Span (Notes 4, 8)
fCLK = 50MSPS, fOUT = 6.7MHz to 10.8MHz, 490kHz Spacing,
10MHz Span (Notes 4, 8)
- 75 - dBc
Spurious Free Dynamic Range,
fCLK = 78MSPS, fOUT = 11MHz, in a 20MHz Window, RBW = 30kHz
-
83
-
dBc
SFDR in a Window with EDGE or GSM (Notes 4, 8,10)
Adjacent Channel Power Ratio,
ACPR with UMTS
fCLK = 76.8MSPS, fOUT = 19.2MHz, RBW=30kHz (Notes 4, 8, 10)
-
65
-
dB
VOLTAGE REFERENCE
Internal Reference Voltage, VFSADJ
Internal Reference Voltage Drift
Pin 18 Voltage with Internal Reference
1.2 1.23
- ±40
1.3 V
- ppm/°C
Internal Reference Output Current
Reference is not intended to be externally loaded (REFIO pin)
-
0
-
µA
Sink/Source Capability
Reference Input Impedance
- 1 - MΩ
Reference Input Multiplying Bandwidth (Note 8)
- 1.0 - MHz
5 FN6078.1
November 12, 2004
5 Page 
ISL5757
REQ = 0.5 x (RLOAD//RDIFF)
AT EACH OUTPUT
PIN 21
PIN 22
ISL5757
IOUTB
RDIFF
IOUTA
VOUT = (2 x IOUTA x REQ)V
1:1
RLOAD
RLOAD REPRESENTS THE
LOAD SEEN BY THE TRANSFORMER
FIGURE 13. OUTPUT LOADING FOR DATASHEET
MEASUREMENTS
REQ = 0.5 x (RLOAD//RDIFF//RA), WHERE RA = RB
AT EACH OUTPUT
PIN 21
PIN 22
ISL5757
IOUTB
IOUTA
RA
RDIFF
RB
VOUT = (2 x IOUTA x REQ)V
RLOAD
Propagation Delay
www.DataSheet4U.com
The converter requires two clock rising edges for data to be
represented at the output. Each rising edge of the clock
captures the present data word and outputs the previous
data. The propagation delay is therefore 1/CLK, plus <2ns of
processing. See Figure 15.
Test Service
Intersil offers customer-specific testing of converters with a
service called Testdrive. To submit a request, fill out the
Testdrive form. The form can be found by doing an ‘entire
site search’ at www.intersil.com on the words ‘DAC
Testdrive’. Or, send a request to the technical support center.
RLOAD REPRESENTS THE
LOAD SEEN BY THE TRANSFORMER
FIGURE 14. ALTERNATIVE OUTPUT LOADING
Timing Diagram
tPW1
tPW2
CLK
D9-D0
tSU
W0
tHLD
tSU
W1
tHLD
tSU
W2
tHLD
50%
W3
IOUT
tPD
OUTPUT = W-1
tPD
OUTPUT = W0
OUTPUT = W1
FIGURE 15. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM
11 FN6078.1
November 12, 2004
11 Page | ||
| Páginas | Total 13 Páginas | |
| PDF Descargar | [ Datasheet ISL5757.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISL5757 | 10-bit 3.3V 260MSPS High Speed D/A Converter | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |