|
|
PDF GS1501 Data sheet ( Hoja de datos )
| Número de pieza | GS1501 | |
| Descripción | HDTV Serial Digital Formatter | |
| Fabricantes | Gennum Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de GS1501 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
KEY FEATURES
• SMPTE 292M compliant
• NRZ(I) encoding
• SMPTE 292M scrambler with BYPASS option
• internal FIFOs for ANC data insertion
(1024 Bytes on Y and C channels)
• selectable TRS insertion
• selectable line number insertion
• selectable line based CRC insertion
• selectable active picture illegal code re-mapping
• 20 bit 3.3V CMOS compatible input data bus
• optimized output interface to GS1522
• single +3.3V power supply
• 5V tolerant I/O
APPLICATIONS
• SMPTE 292M Serial Digital Interfaces
+'/,1; ™ GS1501
HDTV Serial Digital Formatter
with ANC FIFOs
DATA SHEET
DESCRIPTION
The GS1501 HDTV Serial Digital Formatter formats the
HDTV Luma and Chroma data according to SMPTE 292M
prior to serialization by the GS1522 HDTV Serializer. The
GS1501 optionally inserts TRS and line number signals
based on externally supplied H, V and F signals. The
device also allows the insertion of CRCs based on TRS
signals embedded in the input data streams, should the
user choose not to supply external HVF signals.
Following the insertion of TRS, Line Number, and CRC,
protected words of 000-003 and 3FC to 3FF occurring
during the active video period are optionally re-mapped to
004 and 3FB respectively. In addition, ANC data may be
inserted into the video stream through an internal FIFO
interface. Prior to exiting the device SMPTE 292M compliant
NRZ(I) encoding and scrambling may be performed on the
data stream.
TRS_Y/C
DET_TRS
2
FOEN
FM_I/E
ANC_Y/C
FFRST
2
CODE
PROTECT
TRS_INS
LN_INS
CRC_INS
3
DATA_IN
[19:10]
(LUMA)
DATA_IN
[9:0]
(CHROMA)
PCLK_IN
INPUT
BUFFER
and
BLANKER
BLANK
TRS
and
LINE NUMBER
DETECTION
ANC DATA
INSERTION
FIFOS
ILLEGAL CODE
REMAPPING
TRS
INSERTION
LINE NUMBER
INSERTION
CRC INSERTION
3 10 2
[H:V:F]
RSTLN
ANC_IN[9:0] W_CLK
FM_I/E
2
3
REN
WEN
FF_STA
[2:0]
GS1501 FUNCTIONAL BLOCK DIAGRAM
BP_SC
NRZI
ENCODER
SMPTE
SCAMBLER
DATA_OUT
[19:0]
SRST OEN
Revision Date: July 2002
GENNUM CORPORATION P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3Y3
Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946 E-mail: [email protected]
www.gennum.com
Document No. 52234 - 4
1 page  
1.2 PIN DESCRIPTIONS (Continued)
PIN NUMBER
NAME
13 TRS_INS
15 LN_INS
16 CRC_INS
21 H
22 V
23 F
26, 27, 28, 29,
30, 31, 32, 33,
34, 65, 66, 67,
71, 72,
35
36
NC
TN
OEN
64, 63, 62, 61,
60, 57, 56, 55,
54, 53, 52, 49,
48, 45, 44, 43,
42, 41, 40, 39
70
DATA_OUT[19:0]
TEST
TIMING
Non-
synchronous
Non-
synchronous
Non-
synchronous
Synchronous
wrt PCLK_IN
Synchronous
wrt PCLK_IN
Synchronous
wrt PCLK_IN
N/A
TYPE
Input
Input
Input
Input
Input
Input
DESCRIPTION
Control Signal Input. Used to enable or disable insertion of TRS
into the video streams. When TRS_INS is high, the device
inserts SMPTE 292M compliant TRS signals into the input LUMA
and CHROMA data streams based on the supplied HVF
signals. When TRS_INS is low, the device does not insert TRS
signals.
Control Signal Input. Used to enable or disable insertion of line
numbers into the video stream. When LN_INS is high, the
device inserts SMPTE 292M compliant line number information
into the LUMA and CHROMA channels. When LN_INS is low,
the device does not insert the line number information into the
LUMA and CHROMA channels. Line number insertion is only
available when user supplied external FVH data is used
(DET_TRS set LOW).
Control Signal Input. Used to enable or disable insertion of
CRC's into the video stream. When CRC_INS is high, the device
calculates and inserts line based CRCs. When CRC_INS is low,
this feature is disabled.
Control Signal Input. This signal indicates the Horizontal
blanking period of the input video data stream. The device
inserts HDTV TRS based on the supplied HVF signals. Refer to
Figure 4 for required timing of H relative to LUMA
(DATA_IN[19:10]) and CHROMA (DATA_IN[9:0]).
Control Signal Input. This signal indicates the vertical blanking
period of the input video data streams. Refer to Figure 4 for
required timing of V relative to LUMA (DATA_IN[19:10]) and
CHROMA (DATA_IN[9:0]).
Control Signal Input. This signal indicates the ODD/EVEN field
of the input video data streams. Refer to Figure 4 for required
timing of F relative to LUMA (DATA_IN[19:10]) and CHROMA
(DATA_IN[9:0]). When the input video format is progressive
scan, F should remain low at all times.
No Connect. Do not connect these pins
N/A
See A/C
Electrical
Characteristic
s section
Synchronous
wrt PCLK_IN
TEST
Input
Outputs
Test Pin. Used for test purposes only. This pin must be
connected to VDD for normal operation
Control Signal Input. Used to enable DATA_OUT[19:0] output
bus or set it to a high Z state. When OEN is low, the
DATA_OUT[19:0] bus is enabled. When OEN is high, the
DATA_OUT[19:0] bus is disabled and in a high Z state.
Output Data Bus. The device generates a 20 bit wide data
stream running at 74.25 (or 74.25/1.001) MHz. DATA_OUT[19]
is the MSB and DATA_OUT[0] is the LSB.
N/A TEST Test Pin. Used for test purposes only. This pin must be
connected to GND for normal operation.
GENNUM CORPORATION
5
52234 - 4
5 Page 
PCLK_IN
DATA_IN[19:0]
BLANK
WORD
X
WORD
X+1
WORD
X+2
WORD
X+3
WORD
X+4
Data To Be Blanked
WORD
X+6
WORD
X+7
WORD
X+8
Fig. 3 Timing of Dynamic Data Blanking
PCLK_IN
DATA_IN[19:10]
(LUMA)
DATA_IN[9:0]
(CHROMA)
H
V
F
3FF
000
000
XYZ
(EAV ID)
YLN 0
3FF
000
000
XYZ
(EAV ID)
CLN 0
Fig. 4 HVF Input Timing
3FF
000
000
XYZ
(SAV ID)
3FF
000
000
XYZ
(SAV ID)
PCLK_IN
DATA_IN[19:10]
(LUMA)
REN
WORD1 WORD2 WORD3 WORD4 WORD5 WORD6 WORD7 WORD8 WORD9 WORD10 WORD11 WORD12 WORD13
9 Cycles
(Will begin reading ANC data out of the FIFO and writing it into the LUMA stream at Word1)
W_CLK
FF_STA[2:0]
110
(Full)
Note that reference is made to the input data stream since the output is scrambled
Fig. 5 FIFO Full to Almost Full Read Timing
101
(Almost Full)
PCLK_IN
DATA_IN[19:10]
(LUMA)
REN
WORD41 WORD42 WORD43 WORD44 WORD45 WORD46
(Low)
W_CLK
FF_STA[2:0]
101
(Almost Full)
100
(Half Full)
Fig. 6 FIFO Almost Full to Half Full Read Timing
GENNUM CORPORATION
11
52234 - 4
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet GS1501.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| GS1500 | HDTV Serial Digital Deformatter | Gennum Corporation |
| GS1501 | HDTV Serial Digital Formatter | Gennum Corporation |
| GS1503 | HD EMBEDDED AUDIO CODEC | Gennum Corporation |
| GS1504 | HDTV Adaptive Equalizer |  ETC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |