|
|
PDF ISL9011 Data sheet ( Hoja de datos )
| Número de pieza | ISL9011 | |
| Descripción | Dual LDO | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISL9011 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
®
www.DataSheet4U.com
Data Sheet
Dual LDO with Low Noise, Low IQ, and
High PSRR
ISL9011 is a high performance dual LDO capable of
sourcing 150mA current from channel 1 and 300mA from
channel 2. The device has a low standby current and high-
PSRR and is stable with output capacitance of 1µF to 10µF
with ESR of up to 200mΩ.
A reference bypass pin allows an external capacitor for
adjusting a noise filter for low noise and high PSRR
applications.
The quiescent current is typically only 45µA with both LDO’s
enabled and active. Separate enable pins control each
individual LDO output. When both enable pins are low, the
device is in shutdown, typically drawing less than 0.1µA.
Several combinations of voltage outputs are standard.
Others are available on request. Output voltage options for
each LDO range from 1.2V to 3.6V.
Pinout
ISL9011
10 LD 3X3 DFN
TOP VIEW
VIN 1
EN1 2
EN2 3
CBYP 4
NC 5
10 VO1
9 VO2
8 NC
7 NC
6 GND
October 13, 2005
ISL9011
FN9219.1
Features
• Integrates two high performance LDOs
- VO1 - 150mA output
- VO2 - 300mA output
• Excellent transient response to large current steps
• Excellent load regulation:
• <1% voltage change across full range of load current
• High PSRR: 70dB @ 1kHz
• Wide input voltage capability: 2.3V - 6.5V
• Extremely low quiescent current: 45µA (both LDOs active)
• Low dropout voltage: typically 120mV @ 150mA
• Low output noise: typically 30µVrms @ 100µA (1.5V)
• Stable with 1-10µF ceramic capacitors
• Separate enable pins for each LDO
• Soft-start to limit input current surge during enable
• Current limit and overheat protection
• ±1.8% accuracy over all operating conditions
• Tiny 10 Ld 3x3mm DFN package
• -40°C to +85°C operating temperature range
• Pin compatible with Micrel MIC2211
• Pb-free plus anneal available (RoHS compliant)
Applications
• PDAs, Cell Phones and Smart Phones
• Portable Instruments, MP3 Players
• Handheld Devices including Medical Handhelds
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2005. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
1 page  
ISL9011
Electrical Specifications
Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature
range of the device as follows:
TA = -40°C to +85°C; VIN = (VO+1.0V) to 6.5V with a minimum VIN of 2.3V; CIN = 1µF; CO = 1µF;
CBYP = 0.01µF (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN TYP MAX UNITS
DEVICE START-UP CHARACTERISTICS
Device Enable TIme
TEN Time from assertion of the ENx pin to when the output voltage
reaches 95% of the VO(nom)
250 500
µs
LDO Soft-start Ramp Rate
TSSR Slope of linear portion of LDO output voltage ramp during start-
up
30 60 µs/V
EN1, EN2 PIN CHARACTERISTICS
Input Low Voltage
VIL
Input High Voltage
VIH
Input Leakage Current
IIL, IIH
Pin Capacitance
CPIN Informative
NOTES:
7. Guaranteed by design and characterization.
8. VOx = 0.98 * VOx(NOM); Valid for VOx greater than 1.85V.
-0.3 0.5 V
1.4 VIN+0.3 V
0.1 µA
5 pF
5 FN9219.1
October 13, 2005
5 Page 
ISL9011
If EN2 is brought high, and EN1 goes high before the VO2
output stablizes, the ISL9011 delays the VO1 turn-on until
the VO2 output reaches its target level.
If both EN1 and EN2 are brought high at the same time, the
VO1 output has priority, and is always powered up first.
During operation, whenever the VIN voltage drops below
about 1.8V, the ISL9011 immediately disables both LDO
outputs. When VIN rises back above 2.1V, the device re-
initiates its start-up sequence and LDO operation will
resume automatically.
Reference Generation
The reference generation circuitry includes a trimmed
bandgap, a trimmed voltage reference divider, a trimmed
current reference generator, and an RC noise filter. The filter
includes the external capacitor connected to the CBYP pin.
A 0.01µF capacitor connected CBYP implements a 100Hz
lowpass filter, and is recommended for most high
performance applications. For the lowest noise application, a
0.1µF or greater CBYP capacitor should be used. This filters
the reference noise to below the 10Hz – 1kHz frequency
band, which is crucial in many noise-sensitive applications.
The bandgap generates a zero temperature coefficient (TC)
voltage for the reference divider. The reference divider
provides the regulation reference and other voltage
references required for current generation and over-
temperature detection.
The current generator outputs references required for
adaptive biasing as well as references for LDO output
current limit and thermal shutdown determination.
LDO Regulation and Programmable Output Divider
The LDO Regulator is implemented with a high-gain
operational amplifier driving a PMOS pass transistor. The
design of the ISL9011 provides a regulator that has low
quiescent current, fast transient response, and overall
stability across all operating and load current conditions.
LDO stability is guaranteed for a 1µF to 10µF output
capacitor that has a tolerance better than 20% and ESR less
than 200mΩ. The design is performance-optimized for a 1µF
capacitor. Unless limited by the application, use of an output
capacitor value above 4.7µF is not recommended as LDO
performance improvement is minimal.
Soft-start circuitry integrated into each LDO limits the initial
ramp-up rate to about 30µs/V to minimize current surge. The
ISL9011 provides short-circuit protection by limiting the
output current to about 475mA.
Each LDO uses an independently trimmed 1V reference. An
internal resistor divider drops the LDO output voltage down
to 1V. This is compared to the 1V reference for regulation.
The resistor division ratio is programmed in the factory.
Overheat Detection
The bandgap outputs a proportional-to-temperature current
that is indicative of the temperature of the silicon. This
current is compared with references to determine if the
device is in danger of damage due to overheating. When the
die temperature reaches about 145°C, one or both of the
LDO’s momentarily shut down until the die cools sufficiently.
In the overheat condition, only the LDO sourcing more than
50mA will be shut off. This does not affect the operation of
the other LDO. If both LDOs source more than 50mA and an
overheat condition occurs, both LDO outputs are disabled.
Once the die temperature falls back below about 110°C, the
disabled LDO(s) are re-enabled and soft-start automatically
takes place.
11 FN9219.1
October 13, 2005
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet ISL9011.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISL9011 | Dual LDO | Intersil Corporation |
| ISL9011A | Dual LDO | Intersil Corporation |
| ISL9012 | Dual LDO | Intersil Corporation |
| ISL9014 | Dual LDO | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |