DataSheet.jp

VRS51C1100 の電気的特性と機能

VRS51C1100のメーカーはRamtronです、この部品の機能は「Versa 8051 MCU」です。


製品の詳細 ( Datasheet PDF )

部品番号 VRS51C1100
部品説明 Versa 8051 MCU
メーカ Ramtron
ロゴ Ramtron ロゴ 




このページの下部にプレビューとVRS51C1100ダウンロード(pdfファイル)リンクがあります。
Total 30 pages

No Preview Available !

VRS51C1100 Datasheet, VRS51C1100 PDF,ピン配置, 機能
www.DataSheet4U.com
VRS51C1100
Datasheet
Rev 1.1
Versa 8051 MCU with 128KB of IAP/ISP Flash
Overview
The VRS51C1100 is based on the standard 8051
microcontroller architecture and is a pin compatible
drop-in replacement for the 8051.
The VRS51C1100 is aimed at a diversity of applications
that require a large amount of program/data memory
with non-volatile data storage and/or code/field based
firmware upgrade capability coupled with
comprehensive peripheral support. It features 64KB of
In-System/In-Application Programmable Flash memory,
64KB Data Flash memory, 1KB of RAM, 4 PWM
outputs, a UART, three 16-bit timers/counters, a
watchdog timer and power down features.
The VRS51C1000 is available with firmware that
enables In-System Programming (firmware based boot-
loader) of the Flash memory via the UART interface
(ISPVx version). General Flash memory programming
is supported by device programmers available from
Ramtron or other 3rd party commercial programmer
suppliers.
The VRS51C1100 is available in PLCC-44, QFP-44
and DIP-40 packages and functions over the industrial
temperature range.
FIGURE 1: VRS51C1100 FUNCTIONAL DIAGRAM
64KB
Data FLASH
64KB
Program
FLASH
1024 Bytes of
RAM
8051
PROCESSOR
ADDRESS/
DATA BUS
PORT 0
PORT 1
8
8
UART
PORT 2
8
2 INTERRUPT
INPUTS
TIMER 0
TIMER 1
TIMER 2
RESET
POWER
CONTROL
WATCHDOG
TIMER
PORT 3
PORT 4
PWM
8
4
4
Feature Set
80C51/80C52 pin compatible
64KB Program + 64KB Data Flash memory
In-System / In-Application Flash Programming (ISP/IAP)
Program voltage: 5V
1024 Bytes on chip data RAM
Four 8-bit I/Os + one 4-bit I/O
4 PWM outputs on P1.3 to P1.7
One Full Duplex UART serial port
Three 16-bit Timers/Counters
Watchdog Timer
Bit operation instruction
8-bit Unsigned Multiply and Division instructions
BCD arithmetic
Direct and Indirect Addressing
Two Levels of Interrupt Priority and Nested Interrupts
Power saving modes
Code protection function
Low EMI (inhibit ALE)
Operating Temperature Range -40ºC to +85ºC
FIGURE 2: VRS51C1100 QFP-44 AND PLCC-44 PIN OUT DIAGRAMS
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
VDD
P4.2
T2/P1.0
T2EX/P1.1
PWM0/P1.2
PWM1/P1.3
PWM2/P1.4
33
34
23
22
VRS51C1100
QFP-44
44
1
12
11
P2.4/A12
P2.3/A11
P2.2/A10
P2.1/A9
P2.0/A8
P4.0
VSS
XTAL1
XTAL2
#RD/P3.7
#WR/P3.6
PWM3/P1.5
P1.6
P1.7
RES
RXD/P3.0
P4.3
TXD/P3.1
#INT0/P3.2
#INT1/P3.3
T0/P3.4
T1/P3.5
6
7
17
18
40
39
VRS51C1000
PLCC-44
29
28
P0.4/AD4
P0.5/AD5
P0.6/AD6
P0.7/AD7
#EA
P4.1
ALE
#PSEN
P2.7/A15
P2.6/A14
P2.5/A13
Ramtron International Corporation ? http://www.ramtron.com
1850 Ramtron Drive Colorado Springs ? MCU customer service: 1-800-943-4625, 1-514-871-2447, ext. 208
Colorado, USA, 80921 ? 1-800-545-FRAM, 1-719-481-7000
page 1 of 50

1 Page





VRS51C1100 pdf, ピン配列
VRS51C1100
VRS51C1100 DIP40 Pin Descriptions
TABLE 2: VRS51C1100 PIN DESCRIPTIONS FOR DIP40 PACKAGE
DIP40
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Name
T2
P1.0
T2EX
P1.1
PWM0
P1.2
PWM1
P1.3
PWM2
P1.4
PWM3
P1.5
P1.6
P1.7
RESET
RXD
P3.0
TXD
P3.1
#INT0
P3.2
#INT1
P3.3
T0
P3.4
T1
P3.5
#WR
P3.6
#RD
P3.7
XTAL2
XTAL1
VSS
I/O Function
I Timer 2 Clock Out
I/O Bit 0 of Port 1
I Timer 2 Control
I/O Bit 1 of Port 1
O PWM Channel 0
I/O Bit 2 of Port 1
O PWM Channel 1
I/O Bit 3 of Port 1
O PWM Channel 2
I/O Bit 4 of Port 1
O PWM Channel 3
I/O Bit 5 of Port 1
I/O Bit 6 of Port 1
I/O Bit 7 of Port 1
I Reset
I Receive Data
I/O Bit 0 of Port 3
O Transmit Data &
I/O Bit 1 of Port 3
I External Interrupt 0
I/O Bit 2 of Port 3
I External Interrupt 1
I/O Bit 3 of Port 3
I Timer 0
I/O Bit 4 of Port 3
I Timer 1 & 3
I/O Bit 5 of Port
O Ext. Memory Write
I/O Bit 6 of Port 3
O Ext. Memory Read
I/O Bit 7 of Port 3
O Oscillator/Crystal Output
I Oscillator/Crystal In
- Ground
T2 / P1.0
T2EX / P1.1
PWM0 / P1.2
PWM1 / P1.3
PWM2 / P1.4
PWM3 / P1.5
P1.6
P1.7
RESET
RXD / P3.0
TXD / P3.1
#INT0 / P3.2
#INT1 / P3.3
T0 / P3.4
T1 / P3.5
#WR / P3.6
#RD / P3.7
XTAL2
XTAL1
VSS
1 40
2 39
3 38
4 37
5 36
6 35
7 34
8 33
9 32
10
VRS51C1100
DIP-40
31
11 30
12 29
13 28
14 27
15 26
16 25
17 24
18 23
19 22
20 21
VDD
P0.0 / AD0
P0.1 / AD1
P0.2 / AD2
P0.3 / AD3
P0.4 / AD4
P0.5 / AD5
P0.6 / AD6
P0.7 / AD7
#EA / VPP
ALE
PSEN
P2.7 / A15
P2.6 / A14
P2.5 / A13
P2.4 / A12
P2.3 / A11
P2.2 / A10
P2.1 / A9
P2.0 / A8
DIP40
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Name
P2.0
A8
P2.1
A9
P2.2
A10
P2.3
A11
P2.4
A12
P2.5
A13
P2.6
A14
P2.7
A15
#PSEN
ALE
#EA /
VPP
P0.7
AD7
P0.6
AD6
P0.5
AD5
P0.4
AD4
P0.3
AD3
P0.2
AD2
P0. 1
AD1
P0.0
AD0
VDD
I/O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
I/O
O
O
O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
-
Function
Bit 0 of Port 2
Bit 8 of External Memory Address
Bit 1 of Port 2
Bit 9 of External Memory Address
Bit 2 of Port 2
Bit 10 of External Memory Address
Bit 3 of Port 2 &
Bit 11 of External Memory Address
Bit 4 of Port 2
Bit 12 of External Memory Address
Bit 5 of Port 2
Bit 13 of External Memory Address
Bit 6 of Port 2
Bit 14 of External Memory Address
Bit 7 of Port 2
Bit 15 of External Memory Address
Program Store Enable
Address Latch Enable
External Access
Flash programming voltage input
Bit 7 Of Port 0
Data/Address Bit 7 of External
Memory
Bit 6 of Port 0
Data/Address Bit 6 of External
Memory
Bit 5 of Port 0
Data/Address Bit 5 of External
Memory
Bit 4 of Port 0
Data/Address Bit 4 of External
Memory
Bit 3 Of Port 0
Data/Address Bit 3 of External
Memory
Bit 2 of Port 0
Data/Address Bit 2 of External
Memory
Bit 1 of Port 0 & Data
Address Bit 1 of External Memory
Bit 0 Of Port 0 & Data
Address Bit 0 of External Memory
Supply input
_______________________________________________________________________________________________
www.ramtron.com
page 3 of 50


3Pages


VRS51C1100 電子部品, 半導体
VRS51C1100
VRS51C1100 Program + Data Flash
Memory
The VRS51C1100 includes 64KB of on-chip Flash
memory that can be used as program memory or as
non-volatile data storage memory using the In-
Application Programming feature (IAP). The
VRS51C1100 also includes 64KB of data storage
Flash memory that is also IAP programmable.
ISP Boot Program Memory Zone
The upper portion of the VRS51C1100 Flash program
memory can be reserved to store an ISP (In-System
Programmable) boot loader program.
This boot program can be used to program the Flash
memory via the serial interface (or via any other
method). by making use of the In-Application
Programming (IAP) feature. This allows the processor
to load the program or data from an external device or
system, and to program it into the Flash memory (see
the VRS51C1100 IAP feature section).
The size of the memory block reserved for the ISP
boot loader program (when activated) is adjustable
from 512 to 4KB bytes in increments of 512 bytes,
using the ISP Page config parameter.
FIGURE3: VRS51C1100-ISP PROGRAM SIZE VS ISP CONFIG. VALUE
ISP Program Size =
ISP Page Config value x 512Bytes
FFFFh
FE00h
FC00h
FA00h
F800h
F600h
F400h
F200h
F000h
Programming the ISP Boot Program
The ISP boot program is programmed into the device
using a parallel programmer, such as the VERSAMCU-
PPR, or a commercial parallel programmer that
supports the VRS51C1100. The Flash memory
reserved for the ISP program is defined by the parallel
programmer software (ISP Page Config) when the
device is programmed.
When programming the ISP boot program into the
VRS51C1100, the “lock bit” option should be activated
to protect the ISP Flash memory zone from being
inadvertently erased, which can happen when Flash
Erase operations are performed under the control of
the ISP boot program, or to prevent the VRS51C1100
Flash memory from being read back using a parallel
programmer.
If an Erase operation is performed using a parallel
programmer, the entire Flash memory, including the
ISP Boot program memory zone, will be erased.
ISP Boot Program Start Conditions
Setting the ISP page configuration to a value other
than 0 will cause the processor to jump to the base
address of the ISP boot code when a hardware reset is
performed (provided that the value FFh is present at
program address 0000h).
0000h
______________________________________________________________________________________________
www.ramtron.com
page 6 of 50

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ VRS51C1100 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
VRS51C1100

Versa 8051 MCU

Ramtron
Ramtron


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap