|
|
74VHC138のメーカーはFairchild Semiconductorです、この部品の機能は「3-to-8 Decoder / Demultiplexer」です。 |
部品番号 | 74VHC138 |
| |
部品説明 | 3-to-8 Decoder / Demultiplexer | ||
メーカ | Fairchild Semiconductor | ||
ロゴ | |||
このページの下部にプレビューと74VHC138ダウンロード(pdfファイル)リンクがあります。 Total 7 pages
November 1992
Revised April 1999
74VHC138
3-to-8 Decoder/Demultiplexer
General Description
The VHC138 is an advanced high speed CMOS 3-to-8
decoder/demultiplexer fabricated with silicon gate CMOS
technology. It achieves the high speed operation similar to
equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation.
When the device is enabled, 3 binary select inputs (A0, A1
and A2) determine which one of the outputs (O0–O7) will go
LOW. When enable input E3 is held LOW or either E1 or E2
is held HIGH, decoding function is inhibited and all outputs
go HIGH. E3, E1 and E2 inputs are provided to ease cas-
cade connection and for use as an address decoder for
memory systems. An input protection circuit ensures that
0V to 7V can be applied to the input pins without regard to
the supply voltage. This device can be used to interface 5V
to 3V systems and two supply systems such as battery
back up. This circuit prevents device destruction due to
mismatched supply and input voltages.
Features
s High Speed: tPD = 5.7ns (typ) at TA = 25°C
s Low power dissipation: ICC = 4 µA (max.) at TA = 25°C
s High noise immunity: VNIH = VNIL = 28% VCC (min.)
s Power down protection provided on all inputs
s Pin and function compatible with 74HC138
Ordering Code:
Order Number Package Number
Package Description
74VHC138M
M16A
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
74VHC138SJ
M16D
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC138MTC
MTC16
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC138N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols
Connection Diagram
IEEE/IEC
Pin Descriptions
Pin Names
A0–A2
E1–E2
E3
O0–O7
Description
Address Inputs
Enable Inputs
Enable Input
Outputs
© 1999 Fairchild Semiconductor Corporation DS011537.prf
www.fairchildsemi.com
1 Page Absolute Maximum Ratings(Note 1)
Supply Voltage (VCC)
DC Input Voltage (VIN)
DC Output Voltage (VOUT)
Input Diode Current (IIK)
Output Diode Current (IOK)
DC Output Current (IOUT)
DC VCC/GND Current (ICC)
Storage Temperature (TSTG)
Lead Temperature (TL)
(Soldering, 10 seconds)
−0.5V to +7.0V
−0.5V to +7.0V
−0.5V to VCC + 0.5V
−20 mA
±20 mA
±25 mA
±75 mA
−65°C to +150°C
260°C
Recommended Operating
Conditions (Note 2)
Supply Voltage (VCC)
2.0V to +5.5V
Input Voltage (VIN)
0V to +5.5V
Output Voltage (VOUT)
0V to VCC
Operating Temperature (TOPR)
−40°C to +85°C
Input Rise and Fall Time (tr, tf)
VCC = 3.3V ± 0.3V
0 ∼ 100 ns/V
VCC = 5.0V ± 0.5V
0 ∼ 20 ns/V
Note 1: Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
Note 2: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Symbol
VIH
VIL
VOH
VOL
IIN
ICC
Parameter
VCC
(V)
HIGH Level Input Voltage
2.0
3.0 − 5.5
LOW Level Input Voltage
2.0
3.0 − 5.5
HIGH Level Output Voltage 2.0
3.0
4.5
3.0
4.5
LOW Level Output Voltage 2.0
3.0
4.5
3.0
4.5
Input Leakage Current
0 − 5.5
Quiescent Supply Current
5.5
Min
1.50
0.7 VCC
1.9
2.9
4.4
2.58
3.94
TA = 25°C
Typ
2.0
3.0
4.5
0.0
0.0
0.0
Max
0.50
0.3 VCC
0.1
0.1
0.1
0.36
0.36
±0.1
4.0
TA = −40°C to +85°C
Min Max
1.50
0.7 VCC
0.50
0.3 VCC
1.9
2.9
4.4
2.48
3.80
0.1
0.1
0.1
0.44
0.44
±1.0
40.0
Units
Conditions
V
V
VIN = VIH IOH = −50 µA
V or VIL
V IOH = −4 mA
IOH = −8 mA
VIN = VIH IOL = 50 µA
V or VIL
V IOL = 4 mA
IOL = 8 mA
µA VIN = 5.5V or GND
µA VIN = VCC or GND
3 www.fairchildsemi.com
3Pages Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC16
www.fairchildsemi.com
6
6 Page | |||
ページ | 合計 : 7 ページ | ||
|
PDF ダウンロード | [ 74VHC138 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
74VHC132 | QUAD 2-INPUT SCHMITT NAND GATE | STMicroelectronics |
74VHC132 | Quad 2-Input NAND Schmitt Trigger | Fairchild Semiconductor |
74VHC132 | Quad 2-Input NAND Schmitt Trigger | National Semiconductor |
74VHC138 | 3 TO 8 LINE DECODER | STMicroelectronics |