|
|
74VHC125のメーカーはSTMicroelectronicsです、この部品の機能は「QUAD BUS BUFFERS 3-STATE」です。 |
部品番号 | 74VHC125 |
| |
部品説明 | QUAD BUS BUFFERS 3-STATE | ||
メーカ | STMicroelectronics | ||
ロゴ | |||
このページの下部にプレビューと74VHC125ダウンロード(pdfファイル)リンクがあります。 Total 12 pages
74VHC125
QUAD BUS BUFFERS (3-STATE)
s HIGH SPEED: tPD = 3.8ns (TYP.) at VCC = 5V
s LOW POWER DISSIPATION:
ICC = 4 µA (MAX.) at TA=25°C
s HIGH NOISE IMMUNITY:
VNIH = VNIL = 28% VCC (MIN.)
s POWER DOWN PROTECTION ON INPUTS
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 8mA (MIN)
s BALANCED PROPAGATION DELAYS:
tPLH ≅ tPHL
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 5.5V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 125
s IMPROVED LATCH-UP IMMUNITY
s LOW NOISE: VOLP = 0.8V (MAX.)
DESCRIPTION
The 74VHC125 is an advanced high-speed
CMOS QUAD BUS BUFFERS fabricated with
sub-micron silicon gate and double-layer metal
wiring C2MOS technology.
The device requires the 3-STATE control input G
to be set high to place the output in to the high
impedance state.
SOP
TSSOP
Table 1: Order Codes
PACKAGE
SOP
TSSOP
T&R
74VHC125MTR
74VHC125TTR
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
Figure 1: Pin Connection And IEC Logic Symbols
November 2004
Rev. 7
1/12
1 Page 74VHC125
Table 6: DC Specifications
Test Condition
Value
Symbol
Parameter
VIH High Level Input
Voltage
VIL Low Level Input
Voltage
VOH High Level Output
Voltage
VOL Low Level Output
Voltage
IOZ High Impedance
Output Leakage
Current
II Input Leakage
Current
ICC Quiescent Supply
Current
VCC
TA = 25°C
-40 to 85°C -55 to 125°C Unit
(V) Min. Typ. Max. Min. Max. Min. Max.
2.0
3.0 to
5.5
2.0
3.0 to
5.5
2.0
3.0
4.5
3.0
4.5
2.0
3.0
4.5
3.0
4.5
IO=-50 µA
IO=-50 µA
IO=-50 µA
IO=-4 mA
IO=-8 mA
IO=50 µA
IO=50 µA
IO=50 µA
IO=4 mA
IO=8 mA
1.5 1.5 1.5
0.7VCC
0.7VCC
0.7VCC
0.5 0.5 0.5
0.3VCC
0.3VCC
0.3VCC
1.9 2.0 1.9 1.9
2.9 3.0 2.9 2.9
4.4 4.5 4.4 4.4
2.58 2.48 2.4
3.94 3.8 3.7
0.0 0.1 0.1 0.1
0.0 0.1 0.1 0.1
0.0 0.1 0.1 0.1
0.36 0.44 0.55
0.36 0.44 0.55
V
V
V
V
5.5
VI = VIH or VIL
VO = VCC or GND
±0.25
± 2.5
± 2.5 µA
0 to
5.5
VI = 5.5V or GND
± 0.1
±1
± 1 µA
5.5 VI = VCC or GND
4 40 40 µA
Table 7: AC Electrical Characteristics (Input tr = tf = 3ns)
Test Condition
Symbol
Parameter
VCC CL
(V) (pF)
tPLH
tPHL
tPLZ
tPHZ
tPZL
tPZH
Propagation Delay
Time
Output Disable
Time
Output Enable
Time
3.3(*)
3.3(*)
5.0(**)
5.0(**)
3.3(*)
3.3(*)
5.0(**)
5.0(**)
3.3(*)
5.0(**)
15
50
15
50
15
50
15
50
50
50
(*) Voltage range is 3.3V ± 0.3V
(**) Voltage range is 5.0V ± 0.5V
RL = 1 KΩ
RL = 1 KΩ
RL = 1 KΩ
RL = 1 KΩ
RL = 1 KΩ
RL = 1 KΩ
Value
TA = 25°C
-40 to 85°C -55 to 125°C Unit
Min. Typ. Max. Min. Max. Min. Max.
5.6 8.0 1.0 9.5 1.0 9.5
8.1 11.5 1.0 13.0 1.0 13.0
ns
3.8 5.5 1.0 6.5 1.0 6.5
5.3 7.5 1.0 8.5 1.0 8.5
5.4 8.0 1.0 9.5 1.0 9.5
7.9 11.5 1.0 13.0 1.0 13.0
ns
3.6 5.1 1.0 6.0 1.0 6.0
5.1 7.1 1.0 8.0 1.0 8.0
9.5 13.2 1.0 15.0 1.0 15.0
ns
6.1 8.8 1.0 10.0 1.0 10.0
3/12
3Pages 74VHC125
Figure 5: Waveform - Output Enable And Disable Time (f=1MHz; 50% duty cycle)
6/12
6 Page | |||
ページ | 合計 : 12 ページ | ||
|
PDF ダウンロード | [ 74VHC125 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
74VHC123A | Dual Retriggerable Monostable Multivibrator | Fairchild Semiconductor |
74VHC125 | QUAD BUS BUFFERS 3-STATE | STMicroelectronics |
74VHC125 | Quad Buffer with 3-STATE Outputs | Fairchild Semiconductor |
74VHC125 | Quad buffer/line driver | NXP Semiconductors |