|
|
PDF VES1993 Data sheet ( Hoja de datos )
| Número de pieza | VES1993 | |
| Descripción | SINGLE CHIP SATELLITE CHANNEL RECEIVER | |
| Fabricantes | NXP Semiconductors | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de VES1993 (archivo pdf) en la parte inferior de esta página. Total 15 Páginas | ||
|
No Preview Available !
VES 1993
SINGLE CHIP
SATELLITE
CHANNEL RECEIVER
FEATURES
• DSS and DVB-S compatible single chip
demodulator & forward error correction.
• Dual 6-bit ADC on chip.
• PLL for crystal frequency multiplication.
• Variable rate BPSK/QPSK coherent
demodulator.
• Modulation rate from 1 to 45MBaud.
• Automatic Gain Control output.
• Digital symbol timing recovery :
Acquisition range up to ±240ppm
• Digital carrier recovery :
Acquisition range up to ±12% of symbol rate
• Half Nyquist baseband filters on chip
roll-off = 0.35 for DVB and 0.2 for DSS
• Channel quality estimation.
• Viterbi decoder :
Supported rates : from 1/2 to 8/9.
Constraint length K = 7
with G1 = 1718 G2 = 1338
VBER measurement provided.
• Convolutional deinterleaver and Reed
Solomon decoder according to DVB and
DSS specifications.
• Automatic Frame Synchronization.
• Selectable DVB-S descrambling.
• I2C bus interface.
• 100-pin MQFP package.
• CMOS technology (0.35 µm 3.3V).
APPLICATIONS
• DSS receivers.
• DVB-S receivers (ETS 300-421).
• Direct Broadcast Satellite (DBS).
DESCRIPTION
The VES 1993 is a single-chip channel receiver for satellite television
reception which matches both DSS and DVB-S standards. The
device contains a dual 6-bit flash analog to digital converter, variable
rate BPSK/QPSK coherent demodulator and Forward Error
Correction functions.The ADCs directly interface with I and Q analog
baseband signals. After A to D conversion, the VES 1993 implements
a bank of cascadable filters as well as antialias and half-Nyquist
filters. Analog AGC signal is generated by an amplitude estimation
function. The VES 1993 performs clock recovery at twice the Baud
rate and achieves coherent demodulation without any feedback to
the local oscillator. Forward Error Correction is built around two error
correcting codes : a Reed-Solomon (outer code), and a Viterbi
decoder (inner code). The Reed-Solomon decoder corrects up to 8
erroneous bytes among the N bytes of one data packet.
Convolutional deinterleaver is located between the Viterbi output and
the R.S. decoder input. De-interleaver and R.S. decoder are
automatically synchronized thanks to the frame synchronisation
algorithm which uses the sync pattern present in each packet. The
VES 1993 is controlled via an I2C bus interface. The circuit operates
up to 91MHz and can process variable modulation rates, up to
45Mbaud.
The VES 1993 provides an interrupt line which can be programmed
on either events or timing information.
Designed in 0.35 CMOS technology and housed in a 100-MQFP
package, the VES 1993 operates over the commercial temperature
range.
comatlas S.A., 30 rue du Chêne Germain, BP 814, 35518 CESSON-SEVIGNE Cedex, FRANCE
Phone : +33 (0)2 99 27 55 55, Fax : +33 (0)2 99 27 55 27, Internet : www.comatlas.fr / VES 1993 rev 2.0 / Jan 99
1 page  
TABLE 1 : ABSOLUTE MAXIMUM RATINGS
Parameter
Min Max Unit
Ambient operating temperature (Ta)
0
70 °C
DC supply voltage
- 0.5
+4.1
V
DC input voltage
- 0.5
VDD + 0.5
V
DC input current
± 20 mA
Lead Temperature
+ 300
°C
Junction Temperature
+ 125
°C
Stresses above the absolute maximum ratings may cause permanent damage to the device. Exposure to absolute
maximum ratings conditions for extended periods may affect device reliability.
TABLE 2: RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min Typ Max
VDD
Digital supply voltage
3.135
3.3
3.465
Unit
V
Notes
3.3V ±5%
VCC
5V supply voltage
4.75 5
5.25 V
pins 22 and 91
Ta Operating temperature 0
70 ° C
Ambient temperature
AVD
AVS
Analog supply voltage
Analog ground
3.135
3.3
0
3.465
V
V
pin 43
pin 44
VINDC
DC Analog Input
VREFN
VREFP V
pins 41 and 45
VINAC
AC Analog Input
750
mVpp
pins 41 and 45
ZIN
Analog input impedance 10
100
Ohms
pins 41 and 45
VREFP
Top voltage reference
2.0
V pin 46
VREFN
Bottom voltage reference
1.25
V pin 42
XIN Crystal frequency
93 MHz
ZOE (1)
Zero Offset Error
10 mV
DNL(2)
Differential Non Linearity
0.5 0.9 LSB
INL(3)
Integral Non Linearity
0.8 1
LSB
GE (4)
Gain Error
10 mV
SINAD (5) ADC signal to noise ratio
THD(6)
Total Harmonic Distorsion
34
35
dB @ 1MHz input signal
and 92MHz sampling clock
dB
VIH(7)
High-level input voltage 2
VCC+0.3 V
TTL input
VIL Low-level input voltage -0.5
0.8 V
TTL input
VOH(8)
High-level output voltage 2.4
V @IOH = -2mA to -4mA
VOL(8)
Low-level output voltage
0.4 V
@IOL = + 2 mA to +4mA
IDD Supply current
8.5 mA/MBaud @XIN = 91MHz
CIN Input capacitance
15 pF 1MHz input to VSS
COUT
Output capacitance
15
pF 1MHz input to VSS
(1) Zero Offset Error : deviation of voltage input from ideal voltage to get the 00 code.
(2) Differential Non linearity : maximum deviation of the analog span of each output code from its ideal 1lsb value.
(3) Integral Non linearity : deviation of the ADC transfer curve from the ideal transfer curve, defined according to the
best straight line fit method.
(4) Gain Error : Deviation of voltage input from ideal value to get the highest code.
(5) Signal-to-noise plus distortion ratio (SINAD) : ratio between the RMS magnitude of the fundamental input
frequency to the RMS magnitude of all other A/D output signals.
(6) Total harmonic distortion (THD) : ratio of the RMS sum of all harmonics of the input signal (below one half of the
sample rate) to the fundamental.
(7) All inputs are 5V tolerant.
(8) IOH, IOL = ±4mA only for pins : SACLK, OCLK, SDA, SCL_0, SDA_0.
comatlas reserves the right to make any change at anytime without notice.
VES 1993 rev 2.0 / Jan 99 / p5
5 Page 
TABLE 3. I,Q INPUT FORMAT
This table is to be used with an external 6-bit ADC.
Offset binary
(IFS = 0)
111111
2’s complement
(IFS = 1)
011111
110000
+1
101111
101110
010000
001111
001110
100001
100000
zero
011111
011110
000001
000000
111111
111110
010001
010000
-1
001111
110001
110000
101111
000000
100000
Note : (+1) and (-1) levels correspond to AGCR[4:0] set to B16.
comatlas reserves the right to make any change at anytime without notice.
VES 1993 rev 2.0 / Jan 99 / p11
11 Page | ||
| Páginas | Total 15 Páginas | |
| PDF Descargar | [ Datasheet VES1993.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| VES1993 | SINGLE CHIP SATELLITE CHANNEL RECEIVER | NXP Semiconductors |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |