|
|
PDF V61C518256 Data sheet ( Hoja de datos )
| Número de pieza | V61C518256 | |
| Descripción | 32K X 8 HIGH SPEED STATIC RAM | |
| Fabricantes | Mosel Vitelic Corp | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de V61C518256 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
MOSEL VITELIC
V61C518256
32K X 8 HIGH SPEED
STATIC RAM
PRELIMINARY
Features
s High-speed: 10, 12, 15 ns
s Low Power Dissipation:
– CMOS Standby: 0.5 mA (Max.)
s Fully static operation
s All inputs and outputs directly compatible
s Three state outputs
s Ultra low data retention current (VCC = 2V)
s Single 5V ± 10% Power Supply
s Packages
– 28-pin TSOP (Standard)
– 28-pin 300 mil SOJ
Description
The V61C518256 is a 262,144-bit static random
access memory organized as 32,768 words by 8
bits. It is built with MOSEL VITELIC’s high
performance CMOS process. Inputs and three-
state outputs are TTL compatible and allow for
direct interfacing with common system bus
structures.
Functional Block Diagram
A0
A1 VCC
GND
A6
Row
Decoder
512 x 512
Memory Array
A10
A13
A14
I/O0 Column I/O
Input
Data
Circuit
Column Decoder
I/O7
A2 A5 A11 A12
CE
OE
WE
Control
Circuit
518256-01
Device Usage Chart
Operating
Temperature
Range
0°C to 70 °C
Package Outline
TNR
•••
Access Time (ns)
10 12 15
•••
V61C518256 Rev. 0.3 July 1998
1
Temperature
Mark
Blank
1 page  
MOSEL VITELIC
V61C518256
Data Retention Characteristics
Symbol Parameter
VDR
ICCDR
VCC for Data Retention
CE ³ VCC – 0.2V
Data Retention Current
VDR = 3.0V, CE ³ VDR – 0.2V
Com’l
Ind.
tCDR
Chip Deselect to Data Retention Time
tR Operation Recovery Time (see Retention Waveform)
NOTES:
1. tRC = Read Cycle Time
2. TA = +25°C.
Low VCC Data Retention Waveform
Data Retention Mode
Min.
2.0
—
—
0
tRC(1)
VCC
4.5V
VDR ³ 2V
4.5V
tCDR
tR
CE
2.2V
VDR
2.2V
Typ.(2)
—
—
—
—
—
Max.
5.5
150
200
—
—
518256-07
Units
V
mA
ns
ns
AC Test Conditions
Key to Switching Waveforms
Input Pulse Levels
Input Rise and Fall Times
Timing Reference Levels
Output Load
0 to 3V
3 ns
1.5V
see below
AC Test Loads and Waveforms
I/O Pin
+5V
480 ½
255 ½
CL = 30 pF*
WAVEFORM
INPUTS
OUTPUTS
MUST BE
STEADY
WILL BE
STEADY
MAY CHANGE
FROM H TO L
WILL BE
CHANGING
FROM H TO L
MAY CHANGE
FROM L TO H
WILL BE
CHANGING
FROM L TO H
DON'T CARE:
ANY CHANGE
PERMITTED
DOES NOT
APPLY
CHANGING:
STATE
UNKNOWN
CENTER
LINE IS HIGH
IMPEDANCE
“OFF” STATE
* Includes scope and jig capacitance
+5V
I/O Pin
480 ½
255 ½
5 pF*
Output load for tCLZ, tCHZ, tOHZ, tOLZ, tWZ, tOW
518256-06
V61C518256 Rev. 0.3 July 1998
5
5 Page 
MOSEL VITELIC
Notes
V61C518256
V61C518256 Rev. 0.3 July 1998
11
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet V61C518256.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| V61C518256 | 32K X 8 HIGH SPEED STATIC RAM | Mosel Vitelic Corp |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |