DataSheet.jp

VIPER20B の電気的特性と機能

VIPER20BのメーカーはSTMicroelectronicsです、この部品の機能は「SMPS PRIMARY I.C.」です。


製品の詳細 ( Datasheet PDF )

部品番号 VIPER20B
部品説明 SMPS PRIMARY I.C.
メーカ STMicroelectronics
ロゴ STMicroelectronics ロゴ 




このページの下部にプレビューとVIPER20Bダウンロード(pdfファイル)リンクがあります。

Total 17 pages

No Preview Available !

VIPER20B Datasheet, VIPER20B PDF,ピン配置, 機能
VIPer20B
® VIPer20BSP
TYPE
VIPer20B/ SP
VDSS
400V
In
1.3 A
RDS(on)
8.7
FEATURE
s ADJUSTABLE SWITCHING FREQUENCY UP
TO 200KHZ
s CURRENT MODE CONTROL
s SOFT START AND SHUT DOWN CONTROL
s AUTOMATIC BURST MODE OPERATION IN
STAND-BY CONDITION ABLE TO MEET
”BLUE ANGEL” NORM (1W TOTAL POWER
CONSUMPTION)
s INTERNALLY TRIMMED ZENER
REFERENCE
s UNDERVOLTAGE LOCK-OUT WITH
HYSTERESIS
s INTEGRATED START-UP SUPPLY
s AVALANCHE RUGGED
s OVERTEMPERATURE PROTECTION
s LOW STAND-BY CURRENT
s ADJUSTABLE CURRENT LIMITATION
BLOCK DIAGRAM
SMPS PRIMARY I.C.
PRELIMINARY DATA
10
PENTAWATT HV
1
Power SO-10
DESCRIPTION
VIPer20Bcombines on the same silicon chip a
state-of-the-art PWM circuit together with an
optimized high voltage avalanche rugged Vertical
Power MOSFET (400V 1.3A).
Typical applications cover off line power supplies
with a secondary max power capability of 30W. It
is compatible from both primary or secondary
regulation loop despite using around 50% less
components when compared with a discrete
solution. Burst mode operation is an additional
feature of this device, offering the possibility to
operate in stand-by mode without extra
components.
OSC
DRAIN
VDD
ON/OFF
OSCILLATOR
UVLO
LOGIC
SECURITY
LATCH
R/S FF Q
S
PWM
LATCH
S
R1 FF Q
R2 R3
OVERTEMP.
DETECTOR
0.5 V
ERROR
AMPLIFIER
_
+
_
13 V +
4.5 V
2 µs
delay
300 ns
Blanking
September 1999
COMP
0.5V
++ _
6 V/A
_
CURRENT
AMPLIFIER
SOURCE
1/17

1 Page





VIPER20B pdf, ピン配列
VIPer20B / VIPer20BSP
ORDERING NUMBERS
PENTAWATT HV
VIPer20B
PowerSO-10
VIPer20BSP
PINS FUNCTIONAL DESCRIPTION
DRAIN PIN:
Integrated power MOSFET drain pin. It provides
internal bias current during start-up via an
integrated high voltage current source which is
switched off during normal operation. The device
is able to handle an unclamped current during its
normal operation, assuring self protection against
voltage surges, PCB stray inductance, and
allowing a snubberless operation for low output
power.
SOURCE PIN:
Power MOSFET source pin. Primary side circuit
common ground connection.
VDD PIN :
This pin provides two functions :
- It corresponds to the low voltage supply of the
control part of the circuit. If VDD goes below 8V,
the start-up current source is activated and the
output power MOSFET is switched off until the
VDD voltage reaches 11V. During this phase,
the internal current consumption is reduced,
the VDD pin is sourcing a current of about 1mA
and the COMP pin is shorted to ground. After
that, the current source is shut down, and the
device tries to start up by switching again.
- This pin is also connected to the error amplifier,
in order to allow primary as well as secondary
regulation configurations. In case of primary
regulation, an internal 13V trimmed reference
voltage is used to maintain VDD at 13V. For
secondary regulation, a voltage between 8.5V
and 12.5V will be put on VDD pin by
transformer design, in order to stuck the output
of the transconductance amplifier to the high
state. The COMP pin behaves as a constant
current source, and can easily be connected to
the output of an optocoupler. Note that any
overvoltage due to regulation loop failure is still
detected by the error amplifier through the VDD
voltage, which cannot overpass 13V. The
output voltage will be somewhat higher than
the nominal one, but still under control.
COMP PIN :
This pin provides two functions :
- It is the output of the error transconductance
amplifier, and allows for the connection of a
compensation network to provide the desired
transfer function of the regulation loop. Its
bandwidth can be easily adjusted to the
needed value with usual components value. As
stated above, secondary regulation
configurations are also implemented through
the COMP pin.
- When the COMP voltage is going below 0.5V,
the shut-down of the circuit occurs, with a zero
duty cycle for the power MOSFET. This feature
can be used to switch off the converter, and is
automatically activated by the regulation loop
(whatever is the configuration) to provide a
burst mode operation in case of negligible
output power or open load condition.
OSC PIN :
An RT-CT network must be connected on that pin
to define the switching frequency. Note that
despite the connection of RT to VDD, no
significant frequency change occurs for VDD
varying from 8V to 15V. It provides also a
synchronisation capability, when connected to an
external frequency source.
3/17


3Pages


VIPER20B 電子部品, 半導体
VIPer20B / VIPer20BSP
Figure 1: VDD Regulation Point
ICOMP
ICOMPHI
Slope =
Gm in mA/V
VDD
0
ICOMPLO
VDDreg
FC00150
Figure 3: Transition Time
ID
VDS
10% Ipeak
90% VD
t
10% VD
tf
t
tr
FC00160
Figure 2: Undervoltage Lockout
IDD
IDD0
IDDch
VDDhyst
VDDoff
VDS = 70 V
Fsw = 0
VVDDon
DD
FC00170
Figure 4: Shut Down Action
VOSC
VCOMP
VCOMPth
ID
tDISsu
t
t
ENABLE
t
ENABLE
DISABLE
FC00060
6/17

6 Page



ページ 合計 : 17 ページ
 
PDF
ダウンロード
[ VIPER20B データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
VIPER20

SMPS PRIMARY I.C.

STMicroelectronics
STMicroelectronics
VIPer20A

SMPS PRIMARY I.C.

STMicroelectronics
STMicroelectronics
VIPER20A-E

SMPS primary IC

ST Microelectronics
ST Microelectronics
VIPer20ADIP

SMPS PRIMARY I.C.

STMicroelectronics
STMicroelectronics


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap