|
|
PDF SK10LVE111E Data sheet ( Hoja de datos )
| Número de pieza | SK10LVE111E | |
| Descripción | Low Voltage 1:9 Differential ECL/PECL Clock Driver with Enable Input | |
| Fabricantes | Semtech Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SK10LVE111E (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
SEMTECH
Today's Results...Tomorrow's Vision
Low Voltage 1:9 Differential ECL/PECL SK10LVE111E
Clock Driver with Enable Input
SK100LVE111E
Preliminary Information
This document contains information on a new product. The parametric
information, although not fully characterized, is the result of testing
initial devices.
Features
• 200 ps Part-to-Part Skew
• 50 ps Output-to-Output Skew
• Differential Design
• VBB Output
• Enable Input
• Voltage and Temperature Compensated Outputs
• Low Voltage VEE Range of –3,0 to –3.8V
• 75KΩ Internal Pulldown Resistors
• Fully Compatible with Motorola MC100LVE111
• Specified Over Industrial Temperature Range:
–40˚C to 85˚C
• ESD Protection of >2000V
• Available in 28-pin PLCC Package
October 6, 1999
Low Voltage 1:9 Differential
ECL / PECL Clock Driver
28 Pin
PLCC Package
Description
The SK10/1000LVE111E is a low skew 1-to-9 differential driver
designed with clock distribution in mind. The SK10/
100LVE111E’s function and performance are similar to the
SK100E111, with the added feature of low voltage operation.
It accepts one signal input which can be either differential or
single-ended if the VBB output is used. The signal is fanned
out to 9 identical differential outputs. An enable input is also
provided. A High disables the device by focing all Q outputs
Low and all Q* outputs High.
The device is specifically designed, modeled, and produced
with low skew as the key goal. Optimal design and layout serve
to minimize gate-to-gate skew within a device, and
characterization is used to determine process control limits that
ensure consistent tpd distributions from lot to lot. The net result
is a dependable, guaranteed low skew device.
To ensure that the tight skew specification is met, it is necessary
that both sides of the differential output are terminated into 50Ω,
even if only one side is being used. In most applications, all
nine differential pairs will be used and therefore terminated. In
the case where fewer than nine pairs are used, it is necessary
to terminate at least the output pairs on the same package
side as the pair(s) being used on that side in order to maintain
minimum skew. Failure to do this will result in small
degradations of propagation delay (on the order of 10–20ps)
of the output(s) being used which, while not being
catastrophic to most designs, will mean a loss of
skew margin.
The SK10/100LVE111E, as with most other ECL
devices, can be operated from a positive VCC
supply in PECL mode. This allows the LVE111E
to be used for high performance clock distribution
in +3.3V systems. Designers can take advantage
of the LVE111E’s performance to distribute low
skew clocks across the backplane or the board.
In a PECL environment, series or Thevenin line
terminations are typically used as they require no
additional power supplies. For systems
incorporating GTL, parallel termination offers the
lowest power by taking advantage of the 1.2V
supply as a terminating voltage.
1 page  
SEMTECH
Today's Results...Tomorrow's Vision
Low Voltage 1:9 Differential ECL/PECL SK10LVE111E
Clock Driver with Enable Input
SK100LVE111E
AC Characteristics
(VEE = VEE (min) to VEE (max); VCC = VCCO = GND) (Note 4)
-40oC 0oC 25oC 85oC
Symbol Characteristic
Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit
tPLH
tPHL
tskew
Propagation Delay to
Output
IN (Differential)
IN (Single-Ended)
Within-Device Skew
Part-to-Part Skew (Diff)
400
350
650 435
700 385
50
250
625 440
675 390
50
250
630 445
680 395
50
250
ps
635
685
50 ps
250
VPP Minimum Input Swing 500 500 500 500 mV
Cond
8.
9.
10.
11.
VCMR Common Mode Range -1.5
-0.4 -1.5
-0.4 -1.5
-0.4 -1.5
-0.4 V
12.
tr , tf
Rise/Fall Time
20% to 80%
200
600 200
600 200
600 200
600 ps 20%-80%
Notes:
1. 10LVE111E circuits are designed to meet the DC specifications shown in the table after thermal equilibrium has been
established.
The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500 lfpm is maintained.
Outputs are termionated through a 50Ω resistor to –2.0V.
2. The same DC parameter values apply across the full VEE range of –3.0 to –3.8V. Outputs are terminated through a 50Ω
resistor to –2.0V. 100LVE111E circuits are designed to meet the DC specifications shown in the table where transverse airflow
greater than 500 lfpm is maintained.
3. Absolute maximum rating, beyond which device life may be impaired unless otherwise specificed on an individual data sheet.
4. Parametric values specified at:
10LVE111E Series: –3.0 to –3.8V
100 LVE111E Series: –3.0 to –3.8V; PECL Power Supply: +3.0V to +3.8V
5. Guaranteed HIGH signal for all inputs.
6. Guaranteed LOW signal for all inputs.
7. These values are for VCC = 3.3V. Level Specifications will vary 1:1 with VCC.
8. The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing
point of the differential output signals.
9. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of theoutput
signal.
10. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
11. VPP(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The
VPP(min) is AC limited for the E111 as a differential input as low as 50 mV will still produce full ECL levels at the output.
12. VCMR is defined as the range within which the VIH level may vary, with the device still meeting the propagation delay
specification. The VIL level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to
VPP(min).
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet SK10LVE111E.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SK10LVE111 | Low Voltage 1:9 Differential ECL/ PECL Clock Driver | Semtech Corporation |
| SK10LVE111E | Low Voltage 1:9 Differential ECL/PECL Clock Driver with Enable Input | Semtech Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |