DataSheet.jp

ADV7310 の電気的特性と機能

ADV7310のメーカーはAnalog Devicesです、この部品の機能は「Video Encoder」です。


製品の詳細 ( Datasheet PDF )

部品番号 ADV7310
部品説明 Video Encoder
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとADV7310ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

ADV7310 Datasheet, ADV7310 PDF,ピン配置, 機能
Multiformat 216 MHz
Video Encoder with Six NSV12-Bit DACs
ADV7310/ADV7311
FEATURES
High Definition Input Formats
8-/10-, 16-/20-, 24-/30-Bit (4:2:2, 4:4:4) Parallel YCrCb
Compliant with:
SMPTE 293M (525p)
BTA T-1004 EDTV2 (525p)
ITU-R BT.1358 (625p/525p)
ITU-R BT.1362 (625p/525p)
SMPTE 274M (1080i) at 30 Hz and 25 Hz
SMPTE 296M (720p)
RGB in 3؋10-Bit 4:4:4 Input Format
HDTV RGB Supported:
RGB, RGBHV
Other High Definition Formats Using Async
Timing Mode
High Definition Output Formats
YPrPb Progressive Scan (EIA-770.1, EIA-770.2)
YPrPb HDTV (EIA 770.3)
RGB, RGBHV
CGMS-A (720p/1080i)
Macrovision Rev 1.1 (525p/625p)*
CGMS-A (525p)
Standard Definition Input Formats
CCIR-656 4:2:2 8-/10-/16-/20-Bit Parallel Input
Standard Definition Output Formats
Composite NTSC M/N
Composite PAL M/N/B/D/G/H/I, PAL-60
SMPTE 170M NTSC Compatible Composite Video
ITU-R BT.470 PAL Compatible Composite Video
S-Video (Y/C)
EuroScart RGB
Component YPrPb (Betacam, MII, SMPTE/EBU N10)
Macrovision Rev 7.1.L1*
CGMS/WSS
Closed Captioning
GENERAL FEATURES
Simultaneous SD and HD Inputs and Outputs
Oversampling up to 216 MHz
Programmable DAC Gain Control
Sync Outputs in All Modes
On-Board Voltage Reference
Purchase of licensed I2C components of Analog Devices or one of its
sublicensed Associated Companies conveys a license for the purchaser under
the Philips I2C Patent Rights to use these components in an I2C system,
provided that the system conforms to the I2C Standard Specification as
defined by Philips.
*ADV7310 Only
Six 12-Bit NSV Precision Video DACs
2-Wire Serial I2C® Interface
Dual I/O Supply 2.5 V/3.3 V Operation
Analog and Digital Supply 2.5 V
On-Board PLL
64-Lead LQFP Package
Lead (Pb) Free Product
APPLICATIONS
High End DVD
High End PS DVD Recorders/Players
SD/Prog Scan/HDTV Display Devices
SD/HDTV Set Top Boxes
Professional Video Systems
SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM
Y9–Y0
C9–C0
S9–S0
HSYNC
VSYNC
BLANK
CLKIN_A
CLKIN_B
STANDARD DEFINITION
CONTROL BLOCK
COLOR CONTROL
BRIGHTNESS
DNR
GAMMA
PROGRAMMABLE FILTERS
SD TEST PATTERN
D
E
M
U
X
TIMING
GENERATOR
PROGRAMMABLE
RGB MATRIX
HIGH DEFINITION
CONTROL BLOCK
HD TEST PATTERN
COLOR CONTROL
ADAPTIVE FILTER CTRL
SHARPNESS FILTER
PLL
ADV7310/
ADV7311
12-BIT
DAC
O 12-BIT
V DAC
E
R
S
A
12-BIT
DAC
M
P 12-BIT
L DAC
I
N 12-BIT
G DAC
12-BIT
DAC
I2C
INTERFACE
GENERAL DESCRIPTION
The ADV®7310/ADV7311 is a high speed, digital-to-analog
encoder on a single monolithic chip. It includes six high speed
NSV video D/A converters with TTL compatible inputs.
The ADV7310/ADV7311 has separate 8-/10-/16-/20-bit input
ports that accept data in high definition and/or standard definition
video format. For all standards, external horizontal, vertical,
and blanking signals or EAV/SAV timing codes control the
insertion of appropriate synchronization signals into the digi-
tal data stream and therefore the output signal.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

1 Page





ADV7310 pdf, ピン配列
ADV7310/ADV7311
CONTENTS
FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
GENERAL FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
APPLICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM . . . . . . 1
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . 1
DETAILED FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
DETAILED FUNCTIONAL BLOCK DIAGRAM . . . . . . . 2
TERMINOLOGY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
DYNAMIC SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . 5
TIMING SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . 6
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . 14
THERMAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . 14
ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
PIN CONFIGURATION . . . . . . . . . . . . . . . . . . . . . . . . . . 14
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . 15
MPU PORT DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . 16
REGISTER ACCESSES . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Subaddress Register (SR7–SR0) . . . . . . . . . . . . . . . . . . . 17
INPUT CONFIGURATION . . . . . . . . . . . . . . . . . . . . . . . 30
Standard Definition Only . . . . . . . . . . . . . . . . . . . . . . . . . 30
Progressive Scan Only or HDTV Only . . . . . . . . . . . . . . . 30
Simultaneous Standard Definition and Progressive Scan
or HDTV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Progressive Scan at 27 MHz (Dual Edge) or 54 MHz . . . 31
OUTPUT CONFIGURATION . . . . . . . . . . . . . . . . . . . . . 33
TIMING MODES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
HD Async Timing Mode . . . . . . . . . . . . . . . . . . . . . . . . . 34
HD TIMING RESET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
SD Real-Time Control, Subcarrier Reset,
and Timing Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Reset Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
SD VCR FF/RW Sync . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Vertical Blanking Interval . . . . . . . . . . . . . . . . . . . . . . . . . 38
Subcarrier Frequency Registers . . . . . . . . . . . . . . . . . . . . 38
Square Pixel Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
FILTER SECTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
HD Sinc Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
SD Internal Filter Response . . . . . . . . . . . . . . . . . . . . . . . 40
Typical Performance Characteristics . . . . . . . . . . . . . . . . . . 41
COLOR CONTROLS AND RGB MATRIX . . . . . . . . . . . 45
HD Y Level, HD Cr Level, HD Cb Level . . . . . . . . . . . . 45
HD RGB Matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Programming the RGB Matrix . . . . . . . . . . . . . . . . . . . . . 45
SD Luma and Color Control . . . . . . . . . . . . . . . . . . . . . . 45
SD Hue Adjust Value . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
SD Brightness Control . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
SD Brightness Detect . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Double Buffering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
PROGRAMMABLE DAC GAIN CONTROL . . . . . . . . . . 47
Gamma Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
HD SHARPNESS FILTER CONTROL AND ADAPTIVE
FILTER CONTROL . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
HD Sharpness Filter Mode . . . . . . . . . . . . . . . . . . . . . . . 49
HD Adaptive Filter Mode . . . . . . . . . . . . . . . . . . . . . . . . 49
HD Sharpness Filter and Adaptive Filter Application
Examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
SD Digital Noise Reduction . . . . . . . . . . . . . . . . . . . . . . . 52
Coring Gain Border . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Coring Gain Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
DNR Threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Border Area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Block Size Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
DNR Input Select Control . . . . . . . . . . . . . . . . . . . . . . . . 53
DNR Mode Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Block Offset Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
SD ACTIVE VIDEO EDGE . . . . . . . . . . . . . . . . . . . . . . . . 54
SAV/EAV Step Edge Control . . . . . . . . . . . . . . . . . . . . . . 54
BOARD DESIGN AND LAYOUT CONSIDERATIONS . 55
DAC Termination and Layout Considerations . . . . . . . . 55
Video Output Buffer and Optional Output Filter . . . . . . . 55
PCB Board Layout Considerations . . . . . . . . . . . . . . . . . 57
Supply Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Digital Signal Interconnect . . . . . . . . . . . . . . . . . . . . . . . 57
Analog Signal Interconnect . . . . . . . . . . . . . . . . . . . . . . . 57
APPENDIX 1—COPY GENERATION MANAGEMENT
SYSTEM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
PS CGMS Data Registers 2–0 . . . . . . . . . . . . . . . . . . . . . 59
SD CGMS Data Registers 2–0 . . . . . . . . . . . . . . . . . . . . . 59
HD/PS CGMS [Address 12h, Bit 6] . . . . . . . . . . . . . . . . 59
Function of CGMS Bits . . . . . . . . . . . . . . . . . . . . . . . . . . 59
CGMS Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
APPENDIX 2—SD WIDE SCREEN SIGNALING . . . . . . 61
APPENDIX 3—SD CLOSED CAPTIONING . . . . . . . . . . 62
APPENDIX 4—TEST PATTERNS . . . . . . . . . . . . . . . . . . 63
APPENDIX 5—SD TIMING MODES . . . . . . . . . . . . . . . 66
Mode 0 (CCIR-656)—Slave Option . . . . . . . . . . . . . . . . 66
Mode 0 (CCIR-656)—Master Option . . . . . . . . . . . . . . . 67
Mode 1—Slave Option . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Mode 1—Master Option . . . . . . . . . . . . . . . . . . . . . . . . . 69
Mode 2—Slave Option . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Mode 2—Master Option . . . . . . . . . . . . . . . . . . . . . . . . . 71
Mode 3—Master/Slave Option . . . . . . . . . . . . . . . . . . . . . 72
APPENDIX 6—HD TIMING . . . . . . . . . . . . . . . . . . . . . . 73
APPENDIX 7—VIDEO OUTPUT LEVELS . . . . . . . . . . . 74
HD YPrPb Output Levels . . . . . . . . . . . . . . . . . . . . . . . . 74
RGB Output Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
YUV Output Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
APPENDIX 8—VIDEO STANDARDS . . . . . . . . . . . . . . . 80
OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . 82
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
REV. A
–3–


3Pages


ADV7310 電子部品, 半導体
ADV7310/ADV7311
TIMING SPECIFICATIONS (VAA = 2.375 V–2.625 V, VDD = 2.375 V–2.625 V; VDD_IO = 2.375 V–3.6 V, VREF = 1.235 V, RSET = 3040 ,
RLOAD = 300 . All specifications TMIN to TMAX (0؇C to 70؇C), unless otherwise noted.)
Parameter
Min Typ Max Unit
Test Conditions
MPU PORT1
SCLOCK Frequency
SCLOCK High Pulsewidth, t1
SCLOCK Low Pulsewidth, t2
Hold Time (Start Condition), t3
Setup Time (Start Condition), t4
Data Setup Time, t5
SDATA, SCLOCK Rise Time, t6
SDATA, SCLOCK Fall Time, t7
Setup Time (Stop Condition), t8
RESET Low Time
0
0.6
1.3
0.6
0.6
100
0.6
100
400 kHz
µs
µs
µs
µs
ns
300 ns
300 ns
µs
ns
First clock generated after this period
relevant for repeated start condition
ANALOG OUTPUTS
Analog Output Delay2
Output Skew
7 ns
1 ns
CLOCK CONTROL AND PIXEL PORT3
fCLK
fCLK
Clock High Time, t9
Clock Low Time, t10
Data Setup Time, t111
Data Hold Time, t121
SD Output Access Time, t13
SD Output Hold Time, t14
HD Output Access Time, t13
HD Output Hold Time, t14
PIPELINE DELAY4
40
40
2.0
2.0
5.0
5.0
81
63
76
35
41
36
27 MHz
Progressive scan mode
MHz
HDTV mode/async mode
% of one clk cycle
% of one clk cycle
ns
ns
15 ns
ns
14 ns
ns
clk cycles
clk cycles
clk cycles
clk cycles
clk cycles
SD [2ϫ, 16ϫ]
SD component mode [16ϫ]
PS [1ϫ]
PS [8ϫ]
HD[2ϫ, 1ϫ]
NOTES
1Guaranteed by characterization.
2Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of DAC output full-scale transition.
3Data: C[9:0]; Y[9:0], S[9:0]
Control: P_HSYNC, P_VSYNC, P_BLANK, S_HSYNC, S_VSYNC, S_BLANK.
4SD, PS = 27 MHz, HD = 74.25 MHz.
Specifications subject to change without notice.
–6– REV. A

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ ADV7310 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ADV7310

Video Encoder

Analog Devices
Analog Devices
ADV7311

Video Encoder

Analog Devices
Analog Devices
ADV7312

Multiformat 11-Bit HDTV Video Encoder

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap