DataSheet.jp

ISL22326WM の電気的特性と機能

ISL22326WMのメーカーはIntersilです、この部品の機能は「Dual Digitally Controlled Potentiometers」です。


製品の詳細 ( Datasheet PDF )

部品番号 ISL22326WM
部品説明 Dual Digitally Controlled Potentiometers
メーカ Intersil
ロゴ Intersil ロゴ 




このページの下部にプレビューとISL22326WMダウンロード(pdfファイル)リンクがあります。
Total 3 pages

No Preview Available !

ISL22326WM Datasheet, ISL22326WM PDF,ピン配置, 機能
Data Sheet
ISL22326WM
Dual Digitally Controlled Potentiometers (XDCP™)
November 11, 2011
FN6623.1
Low Noise, Low Power, I2C® Bus, 128 Taps
The ISL22326WMVEP integrates two digitally controlled
potentiometers (XDCP) and non-volatile memory on a
monolithic CMOS integrated circuit.
The digitally controlled potentiometers are implemented with
a combination of resistor elements and CMOS switches. The
position of the wipers are controlled by the user through the
I2C bus interface. Each potentiometer has an associated
volatile Wiper Register (WR) and a non-volatile Initial Value
Register (IVR) that can be directly written to and read by the
user. The contents of the WR controls the position of the
wiper. At power-up, the device recalls the contents of the two
DCP’s IVR to the corresponding WRs.
The DCPs can be used as three-terminal potentiometers or
as two-terminal variable resistors in a wide variety of
applications including control, parameter adjustments and
signal processing.
Device Information
The specifications for an Enhanced Product (EP) device are
defined in a Vendor Item Drawing (VID), which is controlled
by the Defense Logistics Agency (DLA). “Hot-links” to the
applicable VID and other supporting application information
are provided on our website.
Pinout
VCC
SHDN
RH0
RL0
RW0
A2
SCL
ISL22326WMVEP
(14 LD TSSOP)
TOP VIEW
1 14
2 13
3 12
4 11
5 10
69
78
A1
A0
RH1
RL1
RW1
GND
SDA
Features
• Specifications per DLA VID V62/08604-01XE
• Full Mil-Temp Electrical Performance from -55°C to +125°C
• Controlled Baseline with One Wafer Fabrication Site and
One Assembly/Test Site
• Full Homogeneous Lot Processing in Wafer Fab
• No Combination of Wafer Fabrication Lots in Assembly
• Full Traceability Through Assembly and Test by
Date/Trace Code Assignment
• Enhanced Process Change Notification
• Enhanced Obsolescence Management
• Eliminates Need for Up-Screening a COTS Component
• Two Potentiometers in One Package
• 128 Resistor Taps
• I2C Serial Interface
- Three Address Pins, Up To Eight Devices/Bus
• Non-volatile Storage of Wiper Position
• Wiper Resistance: 70Ω Typical @ 3.3V
• Shutdown Mode
• Shutdown Current 5µA Max
• Power Supply: 2.7V to 5.5V
• 10kΩ Total Resistance
• High Reliability
- Endurance: 1,000,000 Data Changes Per Bit Per
Register
- Register Data Retention:
- 10 years @ T +125°C
- 15 years @ T +90°C
- 50 years @ T +55°C
• 14 Ld TSSOP
Ordering Information
VENDOR PART NUMBER
RESISTANCE OPTION
(Notes 1, 2)
VENDOR ITEM DRAWING PART MARKING
(kΩ)
ISL22326WMVEP
V62/08604-01XE
22326 WMVEP
10
NOTES:
1. Add “-TK” suffix for tape and reel. Please refer to TB347 for details on reel specifications.
2. Devices must be procured to the VENDOR PART NUMBER.
TEMP.
RANGE
(°C)
PKG.
PACKAGE DWG. #
-55 to +125 14 Ld TSSOP M14.173
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) and XDCP are registered trademarks of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2007, 2011. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

1 Page





ISL22326WM pdf, ピン配列
ISL22326WM
Thin Shrink Small Outline Plastic Packages (TSSOP)
N
INDEX
AREA
E1
-B-
E
0.25(0.010) M B M
GAUGE
PLANE
123
0.05(0.002) SEATING PLANE
-A- D
A
0.25
0.010
L
-C-
e A1
b
0.10(0.004) M C A M B S
α
A2
0.10(0.004)
c
NOTES:
1. These package dimensions are within allowable dimensions of
JEDEC MO-153-AC, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension “D” does not include mold flash, protrusions or gate burrs.
Mold flash, protrusion and gate burrs shall not exceed 0.15mm
(0.006 inch) per side.
4. Dimension “E1” does not include interlead flash or protrusions. Inter-
lead flash and protrusions shall not exceed 0.15mm (0.006 inch) per
side.
5. The chamfer on the body is optional. If it is not present, a visual index
feature must be located within the crosshatched area.
6. “L” is the length of terminal for soldering to a substrate.
7. “N” is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension “b” does not include dambar protrusion. Allowable dambar
protrusion shall be 0.08mm (0.003 inch) total in excess of “b” dimen-
sion at maximum material condition. Minimum space between protru-
sion and adjacent lead is 0.07mm (0.0027 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions
are not necessarily exact. (Angles in degrees)
M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC
PACKAGE
INCHES
MILLIMETERS
SYMBOL MIN MAX MIN MAX NOTES
A - 0.047 - 1.20 -
A1 0.002 0.006 0.05 0.15
-
A2 0.031 0.041 0.80 1.05
-
b
0.0075 0.0118 0.19
0.30
9
c
0.0035 0.0079 0.09
0.20
-
D 0.195 0.199 4.95 5.05
3
E1 0.169 0.177 4.30 4.50
4
e 0.026 BSC 0.65 BSC -
E 0.246 0.256 6.25 6.50
-
L
0.0177 0.0295 0.45
0.75
6
N 14
14 7
α
0o 8o 0o 8o
-
Rev. 2 4/06
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
3 FN6623.1
November 11, 2011


3Pages





ページ 合計 : 3 ページ
 
PDF
ダウンロード
[ ISL22326WM データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ISL22326WM

Dual Digitally Controlled Potentiometers

Intersil
Intersil


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap